



OKI Semiconductor

FEDL7617-05 Issue Date: Jun. 27, 2003

MSM7617



2-Channel Echo Canceler

GENERAL DESCRIPTION

The MSM7617 cancels echoes (acoustic or line echoes) generated in voice channels. It is a low-power CMOS LSI device with two channels.

MSM7617 echo canceling is performed by digital signal processing. It negates echoes by estimating the echo channel and then generating a pseudo-echo signal.

When used as an acoustic echo canceler, the MSM7617 can cancel acoustic echoes between speaker and microphone that occur during hands-free speaking with car phones, conferencing system phones, etc. When used as a line echo canceler, the MSM7617 can cancel line echoes returned by hybrid impedance mismatches.

By setting its mode for use as a single cross-connected channel, the MSM7617 can cancel both acoustic and line echoes.

Also, the MSM7617 can improve voice communication by using its howling detection, double-talk detection, attenuation, and gain control functions to prevent and suppress howling levels, and by using its center clipping function to suppress low level noise.

Furthermore, the MSM7617 can disable echo canceling during data communication with its 2100 Hz tone detector and 2100 Hz phase reversal detector. It also provides the ability to attenuate SIN levels, to amplify SOUT levels, and to adjust input/output levels.

An economical and highly efficient echo canceler unit can be constructed by using a 2-channel single-chip CODEC like the MSM7533 together with the MSM7617.



Schareggstrasse 3, CH-5506 Mägenwil Tel. +41 62 896 00 48, Fax. +41 62 896 25 80 info@admatec.ch, www.admatec.ch



FEATURES

- Echo canceler has two channels, which can be used for acoustic and line echoes. Set as a single cross-connected channel, it can be used for both acoustic and line echoes.
- •ITU-T G164/G165 standard tone disabler.
- PCM line level adjustment possible with SIN level attenuator (SA pin) and SOUT level amplifier (SG pin). Can also be used for ERL amplification with the SIN level attenuator (SA pin).
- RGC pin provides input/output adjustment mode (±6LR mode) that can prevent malfunction due to excessive inputs without changing the RIN-ROUT input/output levels.

•Cancelable echo delay time: 55 ms (max.)

•Echo attenuation: 30 dB (typ.)

•Clock frequency: 18 to 20 MHz

19.2 MHz if using internal clock signal


•Power supply voltage: 4.5 to 5.5 V

• Package: 64-pin plastic QFP (QFP64-P-1414-0.80-BK)


•Product name: MSM7617-001GS-BK (μ-law)



BLOCK DIAGRAM




The above diagram shows internal connections for 2-channel parallel mode. The internal connections for 2-channel serial I/O mode and 1-channel cross-connected mode are shown below.





PIN CONFIGURATION (TOP VIEW)



64-Pin Plastic QFP



PIN DESCRIPTIONS

Pin	Symbol	Туре	Description
1	RST2	1	Reset signal input pin for channel 2. "L": Reset "H": Normal operation Input signals are invalid for 100 µs after reset (after RST returns to "H" from "L") for setting initial values. Input the basic clock during reset. Output pins will be placed in the following states during reset. Hi-Z: ROUT2, SOUT2 No effect: SYNCO, SCKO, ROUT1, SOUT1, DF1, WDT1 Previous state: DF2, WDT2 At power-up, keep this pin to "L" longer than 1 µs after a master clock (CLKIN) gets stably supplied, and execute initialization of LSI internal registers by releasing it to "H".
			Also such as in a case when this LSI is intended to be kept in reset state, for instance, till the first call comes in, the above-mentioned initialization of LSI internal registers must be done, and, later than 560ns since the initialization, assert this pin back to "L" and wait the call.
2	ADP2	I	AFF coefficient control pin for channel 2. This pin stops coefficient variation of the adaptive FIR filter (AFF), fixing the coefficients. It allows once acquired AFF coefficients to be saved. "H": Fixed coefficient mode "L": Normal mode (variable coefficients)
3	HCL2	I	Echo canceler disable pin for channel 2. This pin disables the echo canceler and enables data from SIN to SOUT to be output in "through mode". The input and output levels of SIN and SOUT are changed by the setting of the SG and SA pins; therefore, to output data from SIN to SOUT in "through mode", set the SA and SG pins to "0 dB". It simultaneously clears the adaptive FIR filter coefficients. "H": Disable mode "L": Normal mode (echo canceller enabled)
4	SYNC2	I	Sync signal input pin for channel 2 transmit/receive PCM data while in parallel I/O mode. Input the transmit/receive sync signal (8 kHz) of the PCM CODEC connected to channel 2. Input "L" if not in parallel I/O mode.
6	NLP2	I	NLP control pin for channel 2. This pin controls center clipping, forcing SOUT2 output to the minimum positive value when it is below –54 dBm0. It is effective for reducing uncanceled echoes and low-level noise. "H": Center clipping on "L": Center clipping off



Pin	Symbol	Туре		Description					
7	IOM0	I	Sets I/0) mode	of PCM data.				
8	IOM1		IOM1	IOM0	Mode Setting				
			0	0	2-channel parallel I/O mode				
			0	1	2-channel serial I/O mode				
			1	0	1-channel cross-connected mode				
			1	1	Inhibited				
9	SCK	I	Common pin for channel 1 and channel 2. Clock input pin for PCM data transmission.						
			Input the same clock as the transmit/receive clock of the PCM CODEC. Frequencies below 128 kHz cannot be used in serial mode.						
10	ECM	I	Not use	ed. Fix i	nput to "H".				
11	NLP1	I	NLP co	ntrol pir	n for channel 1.				
			This pi	n contro	Is center clipping, forcing SOUT1 output to the minimum				
			positive	e value v	when it is below -54 dBm0. It is effective for reducing				
			uncand	elled ec	hoes and low-level noise.				
			"H": C	enter cl	ipping on				
			"L": C	enter cli	pping off				
13	SYNC1	ı	Sync signal input pin for channel 1 transmit/receive PCM data while in 2-						
			channe	l paralle	I I/O mode, 2-channel serial I/O mode, or 1-channel cross-				
			connec	ted mod	le.				
			Input ti	ne transı	mit/receive sync signal (8 kHz) of the PCM CODEC.				
14	HCL1	ı	Echo ca	anceler (disable control pin for channel 1.				
			This pin	disables	the echo canceler and enables data from SIN to SOUT to be output				
				-	e". The input and output levels of SIN and SOUT are changed by the				
					and SA pins; therefore, to output data from SIN to SOUT in "through				
					A and SG pins to "0 dB".				
					sly clears the adaptive FIR filter coefficients.				
			=)isable n					
			"L": Normal mode (echo canceler enabled)						
15	ADP1	I	AFF coefficient control pin for channel 1.						
					coefficient variation of the adaptive FIR filter (AFF), fixing the				
					allows once acquired AFF coefficients to be saved.				
					entral (control of control of con				
			"L": N	ormal m	node (variable coefficients)				



Pin	Symbol	Туре	Description
16	RST1	I	Reset signal input pin for channel 1. "L": Reset "H": Normal operation Input signals are invalid for 100 μs after reset (after RST returns to "H" from "L") for setting initial values. Input the base clock during reset. Output pins will be placed in the following states during reset. Hi-Z: ROUT1, SOUT1 No effect: SYNCO, SCKO, ROUT2, SOUT2, DF2, WDT2 Previous state: DF1, WDT1 At power-up, keep this pin to "L" longer than 1 μs after a master clock (CLKIN) gets
			stably supplied, and execute initialization of LSI internal registers by releasing it to "H". Also such as in a case when this LSI is intended to be kept in reset state, for instance, till the first call comes in, the above-mentioned initialization of LSI internal registers must be done, and, later than 560ns since the initialization, assert this pin back to "L" and wait the call.
17	HD1	I	Howling detection control pin for channel 1. This pin controls detection and canceling of howling generated by the acoustics of handsfree telephone. "L": Howling detector on "H": Howling detector off
18	ATT1	I	ATT control pin for channel 1. This pin controls the ATT function for preventing howling with the attenuators (ATT) provided on RIN and SOUT. When input is only on RIN, the SOUT attenuator is activated. When there is no input on RIN or there is input on both SIN and RIN, the RIN input attenuator is activated. Either the ATT for the RIN output or the ATT for the SOUT is always activated in all cases, and the attenuation of ATT is 6 dB. "H": Attenuator off "L": Attenuator on Because the attenuator is inserted opposite the speaker, it is effective for further reducing echo.
19	SOUT1	0	PCM data output pin. Output signal changes depending on the setting of the IOM pins (refer to the block diagram). Data is always output on the rising edge of SCK. This pin is put in high impedance state while there is no data or during reset. In 2-channel parallel I/O mode, this pin becomes SOUT for channel 1 and outputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O mode, this pin outputs the SOUT signal as a multiplexed PCM signal of SOUT signal for channel 1 and channel 2 synchronous with SYNC1. In 1-channel cross-connected mode, this pin becomes high impedance.



Pin	Symbol	Туре	Description
20	SIN1	I	PCM data input pin. Pin use changes depending on the setting of the IOM
			pins (refer to the block diagram).
			In 2-channel parallel I/O mode, this pin becomes SIN for channel 1 and
			inputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
			mode, this pin sequentially inputs SIN as a multiplexed PCM signal from
			channel 1 and channel 2 synchronous with SYNC1. In 1-channel cross-
			connected mode, this pin becomes the cross-connected SIN pin for channel
			1, and inputs the PCM signal synchronous with SYNC1.
			Data is captured on the falling edge of SCK.
22	ROUT1	0	PCM data output pin. Output signal changes depending on the setting of
			the IOM pins (refer to the block diagram).
			Data is always output on the rising edge of SCK. This pin becomes high
			impedance while there is no data or during reset.
			In 2-channel parallel I/O mode, this pin becomes ROUT for channel 1 and
			outputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
			mode, this pin outputs the ROUT signal as a multiplexed PCM signal of ROUT
			signals for channel 1 and channel 2 synchronous with SYNC1.
			In 1-channel cross-connected mode, this pin becomes the cross-connected
			ROUT pin for channel 1, and outputs the PCM signal synchronous with SYNC1.
23	RIN1	I	PCM data input pin. Pin use changes depending on the setting of the IOM
			pins (refer to the block diagram).
			In 2-channel parallel I/O mode, this pin becomes RIN for channel 1 and
			inputs the PCM signal synchronous with SYNC1. In 2-channel serial I/O
			mode, this pin sequentially inputs RIN as a multiplexed PCM signal from
			channel 1 and channel 2 synchronous with SYNC1. In 1-channel cross-
			connected mode, this pin is not used, and should be fixed at "L".
			Data is captured on the falling edge of SCK.



Pin	Symbol	Туре		Description					
24	SG11	ı	S outpu	S output gain control pins for channel 1 (refer to the block diagram).					
25	SG10		These pins amplify the output level of SOUT. The gain level can be set even $% \left(1\right) =\left(1\right) \left(1\right$						
			during 1	during the echo canceler disable mode.					
			SG11	SG10	Gain Level				
			0	0	0 dB				
			0	1	+6 dB				
			1	0	+12 dB				
			1	1	Not used				
26 27	SA11 SA10	I		S input attenuator control pins for channel 1 (refer to the block diagram). These pins attenuate the input level of SIN. Use them if ERL is large.					
			The atte	enuation	level can be set even during the echo canceler disable mod				
			SA11	SA10	Attenuation Level				
			0	0	0 dB				
			0	1	−6 dB				
			1	0	-12 dB				
			1	1	Not used				
29	RGC11	I	R input	R input level control pins for channel 1 (refer to the block diagram).					
30	RGC10		Excessi	Excessive input (PCM level is at maximum value) causes a malfanction.					
			Use the	se pins w	hen there is a possibility of excessive input.				
			RGC11	RGC10	Level Control Mode				
			0	0	Off				
			0	1	GC: On (control level = -20 dBm0)				
					By the R gain controller, levels from -20 to -11.5 dBm0 will				
					be suppressed to -20 dBm0 and those above -11.5 dBm0 w				
					always be attenuated by 8.5 dB. This is effective to prevent				
					excessive input and howling for hands-free applications.				
			1	0	Inhibited				
			1	1	±6LR: On				
					Applies –6 dB to excessive inputs using the level adjuster				
					provided on R and S I/O. Since +6 dB also is applied at the				
					output, the total level will not change, making this effective				
					against line echo.				



Pin	Symbol	Туре			Description						
31	DF1	0	Tone d	isabler fl	ag output pin for channel 1.						
			This pir	This pin outputs a disable flag when the ECDM pins are used for tone disabler							
			mode.								
				"H": Echo canceler disabled							
			_		ler enabled						
32	WDT1	0			re this pin open.						
38	SYNCO	0	-	-	nternal SYNC signal (8 kHz).						
			-		as the transmit/receive synchronization signal for PCM signals.						
					e SYNC pin and PCM CODEC's synchronization signal pin. Leave						
	001/0	_			using an external SYNC.						
39	SCKO	0		•	nternal SCK signal (256 kHz). for the transfer clock of PCM signals. Connect it to the PCM						
					nronization signal pin. Leave open if using an external SYNC.						
40	ECDM0	1			ontrol pin common to channel 1 and channel 2.						
41	ECDM1				ect answer tones generated by modems (2100 Hz), and then						
					canceler. Once the echo canceler is disabled by this function, the						
			echo ca	anceler is	s kept disabled unless the power of its received signals gets less						
					ndependently upon the frequency characteristics of its received						
			signals								
			ECDM1	ECDM0	Tone Disabler Mode						
			0	0	Off						
			0	1	2100Hz tone detection: ON						
					(detects both phase reversed and non-phase reversed 2100Hz)						
			1	0	Phase reversed 2100Hz tone detection: ON						
					(detects only phase reversed 2100Hz)						
			1	1	Inhibited						
42	PWDWN	I	Commo	on pin fo	r channel 1 and channel 2.						
			-		s the power-down mode to reduce current consumption when the						
					ing used.						
				wer dowi							
				rmal ope							
			_	power-d ng states	own mode all input pins are invalid, and output pins will enter the						
				-	OUT2, ROUT1, ROUT2						
				NCO, SC							
					DF1, WDT1, DF2, WDT2						
			Reset t	he devic	e after power-down mode is released.						



Pin	Symbol	Туре		Description					
43	TST	0	Not used	Not used. Leave this pin open.					
46	CLKIN	ı	Basic clo	Basic clock input pin.					
			Input a c	clock 18 to	o 20 MHz. Use 19.2 MHz if using internal synchronization				
			signals (SYNCO, S	SCKO).				
47	V_{DD}	I	Power s	Power supply for PLL circuit that uses the basic clock.					
	(PLL)		Insert a $0.1\mu\text{F}$ capacitor with excellent high frequency characteristics						
			between V_{DD} (PLL) and V_{SS} (PLL).						
48	V _{SS}	I	Ground 1	for PLL ci	rcuit that uses the basic clock.				
	(PLL)		Insert a	0.1μF cap	acitor with excellent high frequency characteristics				
			between	V _{DD} (PLL	.) and V _{SS} (PLL).				
49	WDT2	0	Not used	Not used. Leave this pin open.					
50	DF2	0	Tone dis	abler flag	output pin for channel 2.				
				•	disable flag when the ECDM pins are used for tone				
			disabler.						
					er disabled				
			"L": Ecl	ho cancel	er enabled				
51	RGC20	I	R input level control pins for channel 2 (refer to the block diagram).						
52	RGC21				PCM level is at maximum value) causes a malfunction.				
				_	nen there is a possibility of excessive input.				
			RGC21	RGC20	Level Control Mode				
			0	0	Off				
			0	1	GC: On (control level = -20 dBm0)				
					By the R gain controller, levels from -20 to -11.5 dBm0				
					will be suppressed to -20 dBm0 and those above -11.5				
					dBm0 will always be attenuated by 8.5 dB. This is				
					effective to prevent excessive input and howling for				
					hands-free applications.				
			1	0	Inhibited				
			1	1	±6LR: On				
					Apply –6 dB to excessive inputs using the level				
					adjuster provided on R and S I/O. Since +6 dB also				
					is applied at the output, the total level will not				
					change, making this effective against line echo.				



Pin	Symbol	Туре			Description
54	SA20	I	S input a	attenuator	control pins for channel 2 (refer to the block diagram).
55	SA21		These pi	ns attenu	ate the input level of SIN. Use them if ERL is large.
			The atte	nuation le	vel can be set even during the echo canceler disable mode
			SA21	SG20	Attenuation Level
			0	0	0 dB
			0	1	−6 dB
			1	0	−12 dB
			1	1	Not used
56	SG20	I	S output	gain con	trol pins for channel 2 (refer to the block diagram).
57	SG21		These pi	ns amplif	y the output level of SOUT. The gain level can be set even
			during tl	ne echo ca	anceler disable mode.
			SG21	SG20	Gain Level
			0	0	0 dB
			0	1	+6 dB
			1	0	+12 dB
			1	1	Not used
58	RIN2	I	PCM dat	ta input pi	n. Pin use changes depending on the setting of the IOM
			pins (ref	er to the l	block diagram).
			In 2-cha	nnel para	llel I/O mode, this pin becomes RIN for channel 2 and
			inputs th	ne PCM si	gnal synchronous with SYNC2. Data is captured on the
			falling e	dge of SC	K. In other modes, this pin is not used, and should be
			fixed at	'L".	
59	ROUT2	0	PCM dat	ta output	pin. Output signal changes depending on the setting of
			the IOM	pins (refe	er to the block diagram).
			Data is a	always out	tput on the rising edge of SCK. This pin becomes high
			impedar	ice while t	there is no data.
			In 2-cha	nnel para	llel I/O mode, this pin becomes ROUT for channel 2 and
			outputs	the PCM	signal synchronous with SYNC2. In 2-channel serial I/O
			mode, th	nis pin is ı	not used and should be left open. In 1-channel cross-
			connect	ed mode,	this pin becomes the cross-connected ROUT pin for
			channel	2, and ou	tputs the PCM signal synchronous with SYNC1.



Pin	Symbol	Type	Description
61	SIN2	I	PCM data input pin. Pin use changes depending on the setting of the IOM
			pins (refer to the block diagram). Data is captured on the falling edge of SCK
			In 2-channel parallel I/O mode, this pin becomes SIN for channel 2 and
			inputs the PCM signal synchronous with SYNC2. In 2-channel serial I/O
			mode, this pin is not used and should be fixed at "L". In 1-channel cross-
			connected mode, this pin becomes the cross-connected SIN pin for channe
			2, and inputs the PCM signal synchronous with SYNC1.
62	SOUT2	0	PCM data output pin. Output signal changes depending on the setting of
			the IOM pins (refer to the block diagram).
			Data is always output on the rising edge of SCK. This pin becomes high
			impedance while there is no data.
			In 2-channel parallel I/O mode, this pin becomes SOUT for channel 2 and
			outputs the PCM signal synchronous with SYNC2. In other modes, this pin
			is not used and should be left open.
63	ATT2	I	ATT control pin for channel 2.
			This pin controls the ATT function for preventing howling with the
			attenuators (ATT) provided on RIN and SOUT. When input is only on RIN,
			the SOUT attenuator is activated. When there is no input on SIN or there is
			input on both SIN and RIN, the RIN input attenuator is activated. Either the
			ATT for the RIN output or the ATT for the SOUT is always activated in all
			cases, and the attenuation of ATT is 6 dB.
			"H": Attenuator off
			"L": Attenuator on
			Because the attenuator is activated opposite the speaker, it is effective for
			further reducing echo.
64	HD2	I	Howling detection control pin for channel 2.
			This pin controls detection and canceling of howling generated by the
			acoustics of handsfree telephones.
			"L": Howling detector on
			"H": Howling detector off



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}		-0.3 to + 7	V
Input Voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Power Dissipation	P _D		1	W
Storage Temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V})$

					,	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V_{DD}	_	4.5	5	5.5	V
Power Supply Voltage	V _{SS}	_	_	0	_	V
High Level Input Voltage	V _{IH}	Other input pins than SYNC1/2, SCK	2.4	_	V_{DD}	V
		VDD — 4.5 VSS — — VIH Other input pins than SYNC1/2, SCK 2.4 SYNC1/2, SCK VDD × 0 VIL — 0	$V_{DD}\!\times\!0.8$	_	V_{DD}	
Low Level Input Voltage	V _{IL}	ı	0	-	0.8	V
Operating Temperature	Та	_	-40	+25	+85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High Level Output Voltage	V _{OH}	$I_{OH} = 40 \mu A$	4.2	_	V_{DD}	٧
Low Level Output Voltage	V _{OL}	I _{OL} = 1.6 mA	0	_	0.4	٧
High Level Input Current	I _{IH}	$V_{IH} = V_{DD}$	_	0.1	10	μΑ
Low Level Input Current	I _{IL}	$V_{IL} = V_{SS}$	-10	-0.1		μΑ
High Level Output Leakage Current	l _{ozh}	$V_{OH} = V_{DD}$	_	0.1	10	μΑ
Low Level Output Leakage Current	I _{OZL}	$V_{OL} = V_{SS}$	-10	-0.1	_	μΑ
Power Supply Current (operation mode)	I _{DDO}	_	_	80	130	mA
Power Supply Current (power-down mode)	I _{DDS}	PWDWN = "L"		0.5	2	mA
Input Capacitance	Cı	<u> </u>	_		15	pF
Output Load Capacitance	C _{LOAD}	_	_		20	pF



Echo Canceler Characteristics (refer to characteristics diagram)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Echo Reduction (Common to Channel 1 and Channel 2)		$R_{IN} = -10 \text{ dBm0}$		30	_	dB
		(5 kHz white noise band)				
	L _{RES}	E. R. L. = 6 dB	_			
		$T_D = 50 \text{ ms}$				
		ATT, GC, NLP: OFF				
		R _{IN} = −10 dBm0				
Cancelable Echo Delay Time	_	(5 kHz white noise band)				
(Common to Channel 1 and		E. R. L. = 6 dB			55	ms
Channel 2)		ATT, GC, NLP: OFF				

Tone Disabler Characteristics

Para	Min.	Тур.	Max.	Unit	
	Detection frequency	2075	2100	2125	Hz
Tone Detection	Detection level	-32	_	_	dBm0
	Detection time	380	_	_	ms
	Detection condition 2100Hz. 180° out-of-phase detected before and after 450±28				fter 450±25ms.
Phase Reversal Detection	Detection frequency	2075	2100	2125	Hz
	Detection level	-32	_	_	dBm0
	Phase reversal	135	180	225	0
Dalagae	Detection level	_	_	-32	dBm0
Release	Release time	_	250	_	ms



AC Characteristics

 $(V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock Frequency	,		19.2	_	MHz
If Used Without Internal Sync Signal	f _C	18	_	20	
Clock Cycle Time			52.08	_	
If Used Without Internal Sync Signal	t _{MCK}	50	_	55.56	ns
Clock Duty Cycle	t _{DMC}	40	_	60	%
Clock High Level Pulse Width	t _{MCH}	$t_{MCK} \times 0.4$	_	t _{MCK} ×0.6	ns
Clock Low Level Pulse Width	t _{MCL}	t _{MCK} × 0.4	_	t _{MCK} × 0.6	ns
Clock Rise Time	t _r	_	_	5	ns
Clock Fall Time	t _f	_	_	5	ns
Internal Sync Clock Output Time	t _{DCM}	_	_	40	ns
Internal Sync Clock Frequency	fco	_	256	_	kHz
Internal Sync Clock Cycle Time	t _{CO}	_	3.9	_	μs
Internal Sync Clock Duty Cycle	t _{DCO}	_	50	_	%
Internal Sync Signal Output Time	t _{DCC}	_	_	5	ns
Internal Sync Signal Period	t _{CYO}	_	125	_	μs
Internal Sync Signal Pulse Width	t _{WS0}	_	t _{CO}	_	μs
Transmit/Receive Sync Clock Frequency	faari	64	_	2048	kHz
In Serial I/O Mode	f _{SCK}	128	_	2048	KIIZ
Transmit/Receive Sync Clock Cycle Time	+	0.488	_	15.62	
In Serial I/O Mode	t _{SCK}	0.488	_	7.81	μ\$
Transmit/Receive Sync Clock Duty Cycle	t _{DSC}	40	50	60	%
Transmit/Receive Sync Signal Period	t _{CYC}	_	125	_	μs
Cupa Timing	t _{XS}	45	_		ns
Sync Timing	t _{SX}	45	_	_	ns
Sync Signal Width	t _{WSY}	t _{SCK}	_	t _{CYC} -t _{SCK}	μs
Receive Signal Setup Time	t _{DS}	45	_	_	ns
Receive Signal Hold Time	t _{DH}	45			ns
Receive Signal Input Time	t _{ID}	_	7t _{SCK}	_	μs
In 2-Channel Serial Mode	t _{ID2}	_	15t _{SCK}	_	μs



AC Characteristics (Continued)


 $(V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Carial Output Dalay Time	t _{SD}	_	_	90	ns
Serial Output Delay Time	t _{XD}	_	_	90	ns
Reset Signal Input Width	t _{WR}	1	_	_	μs
Reset Start Time	t _{DRS}	5	_	_	ns
Reset End Time	t _{DRE}	_	_	52	ns
Process Operation Start Time	t _{DIT}	100	_	_	μS
Power-Down Start Time	t _{DPS}	_	_	111	ns
Power-Down End Time	t _{DPE}	_	_	15	ns
RST Width After Power-Down	t _{WPR}	10	_	_	μS
RST Control Pin Setup Time	t _{DSR}	20	_	_	ns
RST Control Pin Hold Time	t _{DHR}	20	_	_	ns
SCK Control Pin Setup Time	t _{DCS}	120	_	_	ns
SCK Control Pin Hold Time	t _{DCH}	120	_	_	ns




TIMING DIAGRAMS

Clock Timing






Serial Data Input Timing (Parallel Mode, FTF Mode)




Serial Data Input Timing (Serial Mode)

Note: Refer to parallel mode for detailed timing






Serial Data Output Timing (Parallel Mode, FTF Mode)




Serial Data Output Timing (Serial Mode)

Note: Refer to parallel mode for detailed timing




Operation Timing After Reset






Power-Down Timing


Note: All inputs are invalid during power-down. Always reset the device after power-down.



Capture Timing of Control Pins

Control pin states are captured during reset and during each period's serial data capture.








HOW TO USE THE MSM7617


The echo canceler cancels the echo on the RIN signal as returned by SIN. Connect the original signal to the R side, and the signal generating the echo to the S side.

Connection Methods According to Echoes


Example 1. Cancel Acoustic Echo (applies to acoustic echo from line input)



Example 2. Cancel Line Echo (applies to line echo from microphone input)




Example 3. Cancel Both Acoustic Echo And Line Echo







ECHO CANCELER CHARACTERISTICS DIAGRAM

Characteristics of μ -law and A-law are identical. (Characteristic graphs below are reference data.)



Measuring Conditions: RIN input level = -10 dBm0 white noise Echo delay time = 50 ms ATT, GC, NLP, LR all off





Measuring Conditions: RIN input = white noise Echo delay time = 50 ms E.R.L. = 6 [dB] ATT, GC, NLP, LR all off

> Measuring Conditions: RIN input level = -10 dBm0 white noise Echo delay time = 50 ms E.R.L = 6 dB ATT, GC, NLP, LR all off


Note: regarding dBm0:

The "dBm0" unit used in the characteristic graphs is a unit that expresses PCM CODEC digital values. Therefore, be aware that the same value 0 [dBm0] might correspond to different analog input levels depending on the PCM CODEC being used. Please check the data sheet of the PCM CODEC being used.

Example	MSM7533	$0 \text{ [dBm0]} = 0.85 \text{ [Vrms]} = 2.4 \text{ [Vp-p]} = 0.8 \text{ [dBm]} 600 \Omega$ $-10 \text{ [dBm0]} = 0.27 \text{ [Vrms]} = 0.76 \text{ [Vp-p]} = -9.2 \text{ [dBm]} 600 \Omega$
	MSM7543	0 [dBm0] = 0.6007 [Vrms] = 1.7 [Vp-p] = -2.2 [dBm] 600 Ω -10 [dBm0] = 0.19 [Vrms] = 0.54 [Vp-p] = -12.2 [dBm] 600 Ω



Measurement System Block Diagram






NOTES ON USE

- 1. Set echo return loss (E. R. L) to be attenuated. If the echo return loss is set to be amplified, the echo cannot be canceled. (Refer to the "E. R. L vs Echo Attenuation" characteristic graph.)
 - When the echo return loss is amplified, adjust the input level to be attenuated by setting the mode with the SA pin. If the level from the SA pin is too low by setting the mode with the SA pin, then amplify the output level by setting the mode with the SG pin.
- 2. Set RIN input so that there is not excessive input (above 0 dBm0) from the PCM CODEC. Echo cancellation is not possible with excessive input. (Refer to the "RIN vs Echo Attenuation" characteristic graph.)
 - Recommended input levels are -10 to -20 dBm0. If there is a possibility of excessive input, then set GC mode or 6LR mode with the RGC pins.
- 3. Applying the tone signals to this echo canceler will decrease echo attenuation.
- 4. For changes in the echo path (retransmit, circuit switching during transmission, and so on), convergence may be difficult.
 - Perform a reset to make it converge.
 - If the state of the echo path changes after a reset, convergence may again be difficult. In cases such as a change in the echo path, perform a reset each time.
- 5. If a clock is not input after power is applied, then the internal circuits will not stabilize, possibly damaging the device.
 - When power is applied, set the <u>PWDWN</u> pin to "H" and input the basic clock.
 - If the device is put into \overline{PWDWN} immediately after power has been applied, be sure to input 10 or more clocks of the basic clock before setting to the power down mode.
- 6. Always reset after power is applied or power-down is released. For power-on reset operation, an external oscillator may require a certain setting time after powered on. Allow $10\,\mu s$ for a reset time after the oscillator has settled.
- 7. When the device is used as an acoustic echo canceler, equipment noise and environment noise from the microphone amp may be amplified, and echo attenuation may be below 30 dB.

APPLICATION CIRCUITS


4-Channel Serial Interface

Line Echo Canceler Example






Cross-Connection Example



admatec
info@admatec.ch www.admatec.ch

PACKAGE DIMENSIONS

OKI Semiconductor



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



REVISION HISTORY

Document		Page			
No.	I Date		Current Edition	Description	
FEDL7617-04	Nov. 2001	-	ı	Edition 4	
FEDL7617-05 Jun. 27, 2003	3	3	Typo correction of "RGC20,21" from "GC20,21"		
		5	5	Correction and addition in power-up sequence in RST2 pin description	
	Jun. 27, 2003	7	7	Correction and addition in power-up sequence in RST1 pin description	
		10	10	Alternation in expressions to eliminate ambiguity in ECDM0/ECDM1 pin description	
		14	14	Separation of V_{IH} specifications for SYNC1/2 and SCK pins	



NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
 - Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2003 Oki Electric Industry Co., Ltd.



Schareggstrasse 3, CH-5506 Mägenwil Tel. +41 62 896 00 48, Fax. +41 62 896 25 80 info@admatec.ch, www.admatec.ch