

Network Solutions Oki. for a Global Society

**FEDL2201-02** This version: July 12. 2004

# OKI Semiconductor ML2201-XXX

Speech Synthesizer LSI with on-chip 384K Mask ROM


# **GENERAL DESCRIPTION**

The ML2201 is a PCM-based speech synthesizer LSI having an on-chip 384K Mask ROM, D/A Converter and Low Pass Filter. Utilizing the serial interface enables smaller footprint packaging, which makes the chip an ideal choice for a pre-recorded message subsystem used with today's size-critical applications.


# **FEATURES**

- 8bit Oki Non-Linear PCM
- Sampling Frequency (Selectable for each single phrase) 4.0/5.3/6.4/8.0/10.6/12.8/16.0 kHz
- On-chip 384 Kbit Mask ROM
- Maximum Playback Time (At  $f_{osc} = 4.096$  MHz)
  - 12.0 sec At  $f_{SAM} = 4.0 \text{ kHz}$
  - 6.0 sec At  $f_{SAM} = 8.0 \text{ kHz}$
  - 3.0 sec At  $f_{SAM} = 16.0 \text{ kHz}$
- Clock Oscillation
- 3.5 to 4.5MHz (Ceramic Oscillation)
- 3.5 to 17MHz (External Clock)
- On-chip Phrase Control Table
- Maximum Number of Phrases: 31 Phrases
- Built-in 10-bit Current-Output Type D/A Converter
- Built-in LPF
- Power Supply Voltage: +2.0 to +5.5 V
- Packaging: 8-pin Plastic SSOP (SSOP8-P-44-0.65-K) (ML2201-XXX MBZ060)

# PIN LAYOUT (TOP VIEW)



# **BLOCK DIAGRAM**



# **PIN DESCRIPTION**

Pin No.	Pin Name	I/O	Description
1	डा	I	The playback trigger pin. The number of pulses input to the $\overline{PI}$ pin, while this pin is held "L", determines the Phrase Address for playback. At the $\overline{ST}$ 's rising edge, the phrase address data is loaded into the LSI and playback starts. When no pulse input to $\overline{PI}$ occurs while this pin is held "L", the LSI recognizes it as the "Stop Code" that results in stopping playback.
2	PI	I	The address input pin. The number of pulses input to this pin, while the $\overline{ST}$ pin is held "L", determines the Phrase Address for playback. When 32 pulses are input, the internal counter returns to its initial value, "0".
3	GND	—	The ground pin.
4	AOUT	0	The analog output pin. Configured as N-MOS open drain, analog signal is output in the form of change in output (attraction) current. While the PDWN pin being held "H", this pin is sustained at 1/2 level and thus the current keeps on flowing. When shifting to standby state and shifting back to ready state from standby, the pop-noise canceller is put to work.
5	V <sub>DD</sub>	_	The power supply pin. Insert a 0.1 $\mu\text{F}$ bypass capacitor between this pin and the GND pin.
6	ХТ	I	Wired to the ceramic oscillator when a ceramic oscillator is in use. Input the clock signal to this pin when the external clock is selected as the timing source. Using a ceramic oscillator or an external clock can be selected with OKI's Analizing and Editing Tool.
7	ΧT	0	Wired to the ceramic oscillator when a ceramic is in use. When the external clock is in use, keep this pin open.
8	PDWN	I	The power down pin. The LSI stays standby state while the pin being held "L".

# ABSOLUTE MAXIMUM RATINGS

(GND = 0 V)

Parameter	Symbol	Symbol Condition		Unit
Power Supply Voltage	V <sub>DD</sub>	Ta = 25°C	-0.3 to +7.0	V
Input Voltage	V <sub>IN</sub>			V
Storage Temperature	T <sub>STG</sub>	—	-55 to +150	°C

# **RECOMMENDED OPERATING CONDITIONS**

_					(GN	ND = 0 V
Parameter	Symbol	Condition		Unit		
		$f_{OSC}$ = 3.5 to 4.5 MHz	+	2.0 to +5.5		V
Power Supply Voltage	V <sub>DD</sub>	f <sub>OSC</sub> = 3.5 to 13.5 MHz (external clock)	2.6 to +5.5	6 to +5.5		
		f <sub>OSC</sub> = 3.5 to 17.0 MHz (external clock)	+3.0 to +5.5			V
	fosc		Min.	Тур.	Max.	MHz
		$V_{DD}$ = 2.0 to 5.5 V	3.5	4.096	4.5	
Master Clock Frequency		V <sub>DD</sub> = 2.6 to 5.5 V	3.5	—	13.5	
		V <sub>DD</sub> = 2.7 to 5.5 V	3.5	—	14.5	
		V <sub>DD</sub> = 3.0 to 5.5 V	3.5	—	17.0	
Operating Temperature T <sub>OP</sub> — -40						°C

Note: A ceramic resonator that is usable in this LSI is described in "Functional Description" of this document.

If you want to use a different crystal, it is recommended to evaluate the resonator before using it.

# **ELECTRICAL CHARACTERISTICS**

## **DC Characteristics**

V <sub>DD</sub> = 2.	0 to 5.5 V,	$GND = 0 V, f_{OSC} = 4.$	096 MHz, Ta = -40 to	+85°C (u	nless oth	erwise sp	ecified)
Parameter	Symbol	Cor	ndition	Min.	Тур.	Max.	Unit
		$f_{OSC} > 14.5 \text{ MH}$	z (external clock)	V <sub>DD</sub>		_	v
		V <sub>DD</sub> = 3	.0 to 5.5 V	× 0.85			, ,
		$f_{OSC} \le 14.5 \text{ MH}$	z (external clock)	$V_{DD}$		_	V
"H" Input Voltage	VIH	V <sub>DD</sub> = 2	.7 to 5.5 V	× 0.8			
IT input voltage	V IH	$f_{OSC} \le 13.5 \text{ MH}$	z (external clock)	$V_{DD}$			v
		V <sub>DD</sub> = 2	.6 to 2.7 V	× 0.85			v
		$f_{OSC} \leq$	4.5 MHz	$V_{DD}$			v
		V <sub>DD</sub> = 2	.0 to 5.5 V	× 0.8			v
		$f_{OSC} > 14.5 \text{ MH}$	z (external clock)			$V_{DD}$	V
		V <sub>DD</sub> = 3	.0 to 5.5 V			× 0.15	v
111 <sup>11</sup> Innut \ /altana	V		lz (external clock) .7 to 5.5 V	_	_	V <sub>DD</sub> × 0.2	V
"L" Input Voltage	VIL	$f_{OSC} \le 13.5 \text{ MH}$ $V_{DD} = 2$	_	_	V <sub>DD</sub> × 0.15	V	
			4.5 MHz .0 to 5.5 V	_		$V_{DD} \times 0.2$	V
"H" Input Current	I <sub>IH</sub>	V <sub>IH</sub>	= V <sub>DD</sub>	—		10	μA
"L" Input Current	IIL	V <sub>IL</sub> =	= GND	-10		—	μA
			V <sub>DD</sub> = 5.5 V f <sub>OSC</sub> = 4.096 MHz	_	1.7	3.9	mA
			V <sub>DD</sub> = 3.0 V f <sub>OSC</sub> = 4.096 MHz	_	0.9	2.1	mA
Supply Current	I <sub>DD</sub>	Except AOUT output current	V <sub>DD</sub> = 2.0 V f <sub>OSC</sub> = 4.096 MHz	_	0.5	1.4	mA
			V <sub>DD</sub> = 5.5 V f <sub>OSC</sub> = 16 MHz	_	4.6	12.0	mA
			V <sub>DD</sub> = 3.0 V f <sub>OSC</sub> = 16 MHz	_	1.8	6.5	mA
Storedby Comment		Ta = -4	0 to +70°C	_		10	μA
Standby Current	I <sub>DS</sub>	Ta = -4	$Ta = -40 \text{ to } +85^{\circ}\text{C}$			50	μA
			$V_{DD}$ = 2.0 to 5.5 V	0.5		10.0	mA
		At max.	V <sub>DD</sub> = 5.5 V	4.3	6.8	10.0	mA
AOUT Output Current	I <sub>aout</sub>	output current	V <sub>DD</sub> = 3.0 V	1.4	2.7	3.9	mA
			0.5	1.2	2.2	mA	


#### **AC Characteristics**

$V_{DD} = 2.0$ to 5.5 V, GND = 0 V, $f_{osc} = 4.096$ MHz, Ta = -40 to +85°C (unless otherwise specified)										
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit				
Clock Oscillation Duty Cycle	<b>f</b> <sub>DUTY</sub>		40	50	60	%				
Reset Input Time after Powering Up	t <sub>RST</sub>	—	10		_	μs				
PDWN Hold Time after Reset Input	t <sub>PDH</sub>		10		—	μs				
D/A Converter Transit Time										
(Pop-Noise Canceller Work Time)	t <sub>DAR</sub> , t <sub>DAF</sub>	—	60	64	68	ms				
Note *1										
PDWN – ST Setup Time	t <sub>PDSS</sub>		1		—	μs				
ST – PI Setup Time	t <sub>SPS</sub>		1		—	μs				
PI Pulse Width	t <sub>PW</sub>		0.35		2000	μs				
PI Cycle Time	t <sub>PC</sub>	_	0.7	_	4000	μs				
ST – PI Hold Time	t <sub>SPH</sub>	_	1	_	_	μs				
ST – AOUT Setup Time					1050					
Note *2	t <sub>SAS</sub>	At f <sub>SAM</sub> = 8.0 kHz			1050	μs				
Phrase Stop Time					700					
Note *2	t <sub>DPS</sub>	At f <sub>SAM</sub> = 8.0 kHz			700	μs				
Silence Time between Phrases					700					
Note *2	t <sub>BLN</sub>	At f <sub>SAM</sub> = 8.0 kHz			700	μs				
Stop ST Pulse Width	t <sub>SSW</sub>	—	0.35		2000	μs				
Phrase $\overline{ST}$ – Phrase $\overline{ST}$ Pulse Duration	+		1050							
Note *2	t <sub>PP</sub>	At f <sub>SAM</sub> = 8.0 kHz	1050		_	μs				
Phrase $\overline{ST}$ – Stop $\overline{ST}$ Pulse Duration	+		1050							
Note *2	t <sub>PS</sub>	At f <sub>SAM</sub> = 8.0 kHz	1050		_	μs				
Stop ST – Phrase ST Pulse Duration	+		500							
Note *2	t <sub>SP</sub>	At f <sub>SAM</sub> = 8.0 kHz	500			μS				
Sampling Frequency	faur		3.9		28.0	kHz				
Note *3	f <sub>SAM</sub>		5.9		20.0					

Note \*1: The value changes in proportion to the external clock frequency,  $f_{osc}$ . Note \*2: The value changes in proportion to the sampling frequency,  $f_{SAM}$ . Note \*3: The sampling frequency( $f_{SAM}$ ) is determined by the oscillation frequency( $f_{osc}$ ), and the dividing factor that is selected for each phrase.


#### TIMING DIAGRAMS

#### **Timing Diagram at Powering On**





NOTE: The LSI's reset operation can be performed by using a level input combination of  $\overline{PDWN} = "L"$ ,  $\overline{ST} = "L"$  and  $\overline{PI} = "H"$ . After powering on, the initial reset operation is required at the above timing.

#### Timing Diagram at Powering Up and Standby State




# **Timing Diagram for Playback**





# Timing Diagram on Re-addressing while Playing

# **Timing Diagram on Stop Code Input**



#### FUNCTIONAL DESCRIPTION

#### **Sampling Frequency**

You can select a sampling frequency for each phrase address from the following list while you are working on sound data. Select a sampling frequency that satisfies  $f_{SAM} = 3.9$  to 28.0 kHz from the values obtained with the dividing factors as shown in the Table 1 below.

Dividing Factor
Dividing Factor
f <sub>osc</sub> /1024
f <sub>osc</sub> /768
f <sub>osc</sub> /640
f <sub>osc</sub> /512
f <sub>osc</sub> /384
f <sub>osc</sub> /320
f <sub>osc</sub> /256

#### Table 1 Sampling Frequency

#### Memory Allocation and Playback Time Length

As shown in the Figure 1, the on-chip Mask ROM of ML2201 is partitioned into four areas, Phrase Control Table, Address Control Table, Test Data area and User's Data area. The actual data area where user's sound data can be stored is 378 Kbit, that is the total on-chip Mask ROM capacity minus 6 Kbit.

Phrase Control Table Area	2 Kbit
Address Control Table Area	2 Kbit
Test Data Area	2 Kbit
User's Sound Data Area	378 Kbit

### Figure 1 On-chip Mask ROM (384 Kbit) Memory Allocation

You can calculate playback time length with memory size divided by a bit rate. The following formula can be used for 8-bit PCM-based ML2201;

Playback Time (sec) =  $\frac{\text{Memory Size (Bit)}}{\text{Bit Rate (bps)}} = \frac{\text{Memory Size (Bit)}}{\text{Ext. Clock Frequency (Hz) × 8}}$ 

For example, when you store all phrases at 8.0 kHz Sampling Frequency, the maximum playback time is calculated as follows;

Playback Time (sec) =  $\frac{(384 - 6) \times 1024 \text{ Bit}}{8000 \text{ (Hz)} \times 8 \text{ Bit}} \cong 6.0 \text{ sec}$ 

#### **Playback Algorithm**

ML2201 uses OKI Non-Linear PCM algorithm, an advanced variation of PCM. In mid-range wave-form, this algorithm has precision and quality equivalent to those of 10-bit Straight PCM.

#### **Inserting Silence**

In addition to playing normal recorded sound phrases, ML2201 allows you to insert silence (a silent phrase). You can define time length of silence freely in 32 ms steps, within the range of minimum 32 ms and maximum 992 ms at  $f_{osc} = 4.096$  MHz. Those time length vary in proportion to the oscillation frequency,  $f_{osc}$ .

#### **Phrase Control Table**

The user-definable on-chip Phrase Control Table feature enables you to play back multiple phrases in a single continuous session with just the same simple control as in a regular single phrase playback. You can assign up to 8 phrases including a silent phrase (s) to a single address. This allows you to get the most out of limited memory space because you can eliminate duplicate sound data.

As an example, let's assume you want to create several similar phrases like "It will be xxxxx today". "xxxxx" can be "sunny", "rainy" or "cloudy". The common words such as "It", "will be" and "today" are created separately as an independent phrase, and phrasing order information is stored in the Phrase Control Table, as shown in the Table 2 and Figure 2.1. From the external control, simply selecting an X address causes the LSI to play multiple phrases continuously. In this example shown in the Table 2, selecting [01] address starts to play "It will be fine today, while selecting [02] "It will be rainy today".

You can also insert a silent phrase to the Phrase Control Table without consuming any memory space.

Minimum Time Length of Silence	32 ms
Maximum Time length of Silence	992 ms
Incremental Step	32 ms


No.	X Address (HEX)			Y Addres (Up	Playback					
1	01	[01]	[02]	Silence	[04]	[03]	1   	1   	9 1 1	It will be (Silence) fine today.
2	02	[01]	[02]	Silence	[05]	[03]	1	1	1	It will be (Silence) rainy today.
3	03	[01]	[02]	[04]	[09]	[06]	[0A]	[05]	[03]	It will be fine, later cloudy, occasionally rainy.
:	:		1		1		1	1	1	:
30	1 E		1		1		1	1	1	
31	1 F		1 1 1				1 1		1 1	

# Table 2 Phrase Control Table Data

Phrase Control Table Data					_		Ad	Idress Cont	rol Table Data
No.	X Address		Pŕ	nrasing Order			No.	Y Address	Phrase
1	01		1	[01] "It"	•		1	01	lt
2	02		2	[02] "Will be"	•		2	02	will be
3	03		3	Silence (64 ms)			3	03	today
4	04		4	[05] "rainy"		$\leq$	4	04	fine
5	05	Ň,	5	[03] "today"			5	05	rainy
6	06	Ň	6	—			6	06	cloudy
7	07		7	—			7	07	snowy
8	08	Ň	8	—			8	08	occasionally
							9	09	later
			Set l	ength of silence			10	0A	in some area
:	:			(32 ms × n)					
:	:		n	Length of			:	:	:
:	:			Silence			:	:	:
			1	32 ms			:	:	:
			2	64 ms					
			:	:					
31	1F		31	992 ms			31	1F	—

Time unit of silence varies in proportion to the dividing factor of  $f_{\rm OSC}.$ 

Figure 2.1 Phrase Data Combination for Use with Phrase Control Table




# **Oscillation, Clock Signal Input**

The optimal load capacities when connecting ceramic resonators from KYOCERA CORPORATION, TDK CORPORATION and MURATA MFG., are shown below for reference.

#### **KYOCERA**

Freq [Hz]		Optima	l load caj	pacity	Supply	Operating	
	Туре	C1	C2	Rf	Rd	Voltage	Temperature
		[pF]	[pF]	[Ohm]	[Ohm]	Range[V]	Range[°C]
	KBR-4.0MKC	33 (internal)					
4.0M	KBR-4.0MSB	33	33	l	1.51	$2.1 \pm 5.5$	-40 to +85
4.0M	PBRC4.00H	33 (internal)			1.5k	2.1 to 5.5	-40 to +85
	PBRC4.00G	33	33				


Oscillation circuit diagram using a Ceramic resonator



#### TDK CORPORATION

Freq [Hz]	Туре	Optimal load capacity				Supply	Operating
		C1	C2	Rf	Rd	Voltage	Temperature
		[pF]	[pF]	[Ohm]	[Ohm]	Range[V]	Range[°C]
4.0M	FCR4.0MC5	30 (internal)				2.0 to 5.5	-40 to +85

Oscillation circuit diagram using a Ceramic resonator




#### **OKI** Semiconductor

# ML2201-XXX

#### MURATA MFG.,

Freq [Hz]	Туре	Optimal load capacity				Supply	Operating
		C1	C2	Rf	Rd	Voltage	Temperature
		[pF]	[pF]	[Ohm]	[Ohm]	Range[V]	Range[°C]
4.0M	CSTS0400MG06	47 (internal)			220	2.2 to 5.5	-40 to +85
	CSTCR4M00G55-R0	39 (internal)					

Oscillation circuit diagram using a Ceramic resonator



#### **External Clock Input**

The Figure 3 shows wiring of an external timing source. (A type of the external clock should be determined at selecting chip options.)




Figure 3 External Clock Input

#### Low Pass Filter

ML2201's analog output goes through the built-in Low Pass Filter. The Figure 4 below shows Frequency Characteristics and the Table 3 shows Cut-Off Frequency of the LPF.

The LPF's Frequency Characteristics and Cut-Off Frequency change in proportion to the sampling frequency. No analog output directly from the D/A converter is unavailable on this chip.




Figure 4 LPF Frequency Characteristics (f<sub>SAM</sub> = 8.0 kHz)

Sampling Frequency (kHz)	Cut-Off Frequency (kHz)		
(f <sub>SAM</sub> )	(f <sub>сит</sub> )		
4.0	1.2		
5.3	1.6		
6.4	2.0		
8.0	2.5		
10.6	3.2		
12.8	4.0		
16.0	5.0		


#### Table 3 LPF Cut-Off Frequency

### **CONNECTING ML2201 TO A SPEAKER DRIVER**


ML2201 uses a D/A converter of current-output type.

To connect ML2201 to a voltage-input type speaker driver, you should convert "Changes in Current" output to "Changes in Voltage" signal. The following samples show connections of ML2201 and MSC1157 (OKI Speaker Driver Amplifier) using a resistor (RL) for conversion.


# SAMPLE CIRCUIT 1: AT $V_{DD}$ = 5.0 V, MSC1157'S Ain AMPLIFICATION = 2.5 $V_{P-P}$



SAMPLE CIRCUIT 2: AT  $V_{DD}$  = 3.0 V, MSC1157'S Ain AMPLIFICATION = 1.5  $V_{P-P}$ 









Co-relationship between output voltage and the value of a resistor for current-voltage conversion is shown in the figure below. You may want to use the figure as a reference in determining a proper value for the resistor.

# A SAMPLE CHARACTERISTICS OF D/A CONVERTER OUTPUT CURRENT


A Sample Characteristics : Power Supply Voltage VS. AOUT Output Current (Ta = 25°C, VAOUT =  $V_{DD}$ , PCM at Max. level)



A Sample Characteristics : Operating Temperature VS. AOUT Output Current (VAOUT =  $V_{DD}$ , PCM at Max. level)



A Sample Characteristics: Voltage on AOUT Pin VS. AOUT Output Current (Ta =  $25^{\circ}$ C, PCM at Max. level)



#### NOTES ON USAGE


#### Type of the Built-in D/A Converter

ML2201 has the built-in current-output type D/A converter and thus the design of analog output circuit is different from the one with a voltage-output type D/A converter (e.g. MSM6650 family).


ML2201's D/A converter is designed as current attraction type with the same circuit configuration with the one used on MSM9831. So, the analog output circuit is different from MSM9800 family that uses a current discharge type D/A converter. (See the table below)

Product	D/A Converter Type	D/A Converter Output Circuit	
ML2201	Current Output (flowing-in) type	N-MOS Open Drain	
MSM9831	Current Output (flowing-in) type	N-MOS Open Drain	
MSM9800 Family	Current Output (flowing-out) type	P-MOS Open Drain	
MSM6650 Family	Voltage Output type	—	


#### A sample circuit of connecting ML2201 and an amplifier chip



#### A sample circuit of connecting MSM9800 family and an amplifier chip



## PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Packages

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

# **REVISION HISTORY**

		Pa	ige	
Document No.	Date	Previous Edition	Current Edition	Description
FEDL2201-01	March, 2000	-	20	Final Edition 1
FEDL2201-02	July. 12, 2004	-	-	Added mentioned about Ceramic Oscillation.

#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2004 Oki Electric Industry Co., Ltd.