



OKI Semiconductor

FEDR27V12800J-02-06 Issue Date: Jul. 9, 2004

MR27V12800J

admatec

8M-Word \times 16-Bit or 16M-Word \times 8-Bit P2ROM

FEATURES

- $\cdot 8,388,608$ -word \times 16-bit/16,777,216-word \times 8-bit electrically switchable configuration
- · 3.0 V to 3.6 V power supply
- · Access time 80 ns MAX (MR27V12800J-xxxTN) 100 ns MAX(MR27V12800J-xxxTNE)
- · Operating current 25 mA MAX(5MHz)
- · Standby current 10 µA MAX
- · Input/Output TTL compatible
- · Three-state output

PACKAGES

- · MR27V12800J-xxxTN, MR27V12800J-xxxTNE 48-pin plastic TSOP (TSOP I 48-P-1220-0.50-1K)
- · MR27V12800J-xxxTY, MR27V12800J-xxxTYE 48-pin plastic TSOP (TSOP I 48-P-1220-0.50-L)

P2ROM ADVANCED TECHNOLOGY


P2ROM stands for Production Programmed ROM. This exclusive Oki technology utilizes factory test equipment for programming the customers code into the P2ROM prior to final production testing. Advancements in this technology allows production costs to be equivalent to MASKROM and has many advantages and added benefits over the other non-volatile technologies, which include the following;

- Short lead time, since the P2ROM is programmed at the final stage of the production process, a large P2ROM inventory "bank system" of un-programmed packaged products are maintained to provide an aggressive lead-time and minimize liability as a custom product.
- No mask charge, since P2ROMs do not utilize a custom mask for storing customer code, no mask charges apply.
- No additional programming charge, unlike Flash and OTP that require additional programming and handling costs, the P2ROM already has the code loaded at the factory with minimal effect on the production throughput. The cost is included in the unit price.
- Custom Marking is available at no additional charge.
- · Pin Compatible with Mask ROM



PIN CONFIGURATION (TOP VIEW) MR27V12800J-xxxTN MR27V12800J-xxxTNE 48 Vss BYTE# 47 Vss A16 46 D15/A-1 A15 A14 4 45 D7 44 D14 A13 A12 6 43 D6 42 D13 A11 A10 41 D5 Α9 40 D12 Α8 39 D4 A19 38 V_{CC} 37 V_{CC} A21 12 36 A22 A20 35 D11 A18 34 D3 A17 33 D10 Α7 32 D2 A6 17 A5 31 D9 30 D1 A4 29 D8 АЗ A2 21 28 D0 27 OE # Α1 A0 26 Vss 25 Vss CE# MR27V12800J-xxxTY MR27V12800.J-xxxTYE Vss BYTE# Vss A16 D15/A-1 46 A15 3 D7 A14 45 4 D14 5 44 A13 D6 43 A12 D13 D5 41 A10 D12 9 Α9 10 D4 A8 V_{CC} 38 11 A19 V_{CC} 13 A20 D11 14 A18 15 D3 34 A17 D10 16 Α7 D2 A6 18 D9 31 A5 D1 19 A4 20 D8 20 A3 D0 28 A2 OE# Α1 26 Vss A0 Vss 48TSOP(Type-I)

BLOCK DIAGRAM



In 8-bit output mode, these pins are placed in a high-Z state and pin D15 functions as the A-1 address pin.

PIN DESCRIPTIONS

Pin name	Functions			
D15 / A-1	Data output / Address input			
A0 to A22	Address inputs			
D0 to D14	Data outputs			
CE#	Chip enable input			
OE#	Output enable input			
BYTE#	Word / Byte select input			
Vcc	Power supply voltage			
V _{SS}	Ground			

FUNCTION TABLE

Mode	CE#	OE#	BYTE#	V _{CC}	D0 to D7	D8 to D14	D15/A-1
Read (16-Bit)	L	L	Н			D _{OUT}	
Read (8-Bit)	L	L	L	201/	D _{OUT}	Hi–Z	L/H
Outrast districts		- 11	Н	3.0 V		Hi–Z	
Output disable	able L H —		L	to 3.6 V		п⊢∠	*
Standby	н	at.	Н	3.0 V		LI: 7	
		*	L		Hi–Z		*

^{*:} Don't Care (H or L)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	Та		0 to 70	°C
Storage temperature	Tstg	_	-55 to 125	°C
Input voltage	VI		-0.5 to V _{CC} +0.5	V
Output voltage	Vo	relative to V _{SS}	-0.5 to V _{CC} +0.5	V
Power supply voltage	V _{CC}		–0.5 to 5	V
Power dissipation per package	P _D	Ta = 25°C	1.0	W
Output short circuit current	los	_	10	mA

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
V _{CC} power supply voltage	V _{cc}		3.0	_	3.6	V
Input "H" level	V _{IH}	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	2.2	_	V _{CC} +0.5*	V
Input "L" level	V _{IL}		-0.5**	_	0.6	V

Voltage is relative to V_{SS} .

- * : Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.
- **: -1.5V(Min.) when pulse width of undershoot is less than 10ns.

PIN CAPACITANCE

 $(V_{CC} = 3.0 \text{ V}, Ta = 25^{\circ}\text{C}, f = 1 \text{ MHz})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input	C _{IN1}	V ₁ = 0 V	_	_	8	
BYTE#	C _{IN2}	V ₁ = 0 V	_	_	200	pF
Output	C _{OUT}	$V_O = 0 V$	_	_	10	

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{CC} = 2.7 \text{ to } 3.6 \text{ V}, \text{Ta} = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	L	$V_I = 0$ to V_{CC}	_		5	μА
Output leakage current	I _{LO}	$V_O = 0$ to V_{CC}	_	_	5	μА
V _{CC} power supply current	I _{ccsc}	CE# = V _{CC}	_	_	10	μА
(Standby)	Iccst	CE# = V _{IH}	_	_	1	mA
V _{CC} power supply current		CE# = V _{IL} , OE# = V _{IH}			25	Λ
(Read)	I _{CCA}	f=5MHz			25	mA
Input "H" level	V _{IH}	_	2.2	_	V _{CC} +0.5*	V
Input "L" level	V_{IL}	_	-0.5**	_	0.6	V
Output "H" level	VoH	I _{OH} = −1 mA	2.4	_	_	V
Output "L" level	V _{OL}	$I_{OL} = 2 \text{ mA}$	_	_	0.4	V

Voltage is relative to V_{SS}.

- * : Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.
- **: -1.5V(Min.) when pulse width of undershoot is less than 10ns.

AC Characteristics

Note 1 \rightarrow MR27V12800J-xxxTN, MR27V12800J-xxxTY

Note 2 \rightarrow MR27V12800J-xxxTNE, MR27V12800J-xxxTYE


 $(V_{CC} = 3.0 \text{ to } 3.6 \text{ V}, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Max.	Unit
Address avalatima	4.		80 (Note 1)		
Address cycle time	t _C	_	100 (Note 2)	_	ns
A alabana a a a a a a a 4 i a a a		OF# OF# V		80 (Note 1)	ns
Address access time	t _{ACC}	CE# = OE# = V _{IL}	_	100 (Note 2)	
OF# time	t _{CE}	OE# = V _{IL}		80 (Note 1)	
CE# access time			_	100 (Note 2)	ns
OE# access time	t _{OE}	CE# = V _{IL}	_	30	ns
Output diaable time	t _{CHZ}	OE# = V _{IL}	0	20	ns
Output disable time	t _{OHZ}	CE# = V _{IL}	0	20	ns
Output hold time	t _{OH}	CE# = OE# = V _{IL}	0	_	ns

Measurement conditions


Input signal level ------0 V/3 V Input timing reference level------50 pF Output timing reference level -------1/2Vcc

Output load




TIMING CHART (READ CYCLE)


16-Bit Read Mode (BYTE# = V_{IH})



8-Bit Read Mode (BYTE# = V_{IL})




PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Page		
No.	Date	Previous Edition	Current Edition	Description
FEDR27V12800J-02-01	July. 2002	_	ı	Final edition 1
FEDR27V12800J-02-02	Jan. 2003	1, 4	1, 4	Change tC, tACC, tCE to 100ns
FEDR27V12800J-02-03	Jan. 2003	1	1	Change P/N to MR27V12800J-xxxTNE
FEDR27V12800J-02-04	Mar. 10, 2003	1, 4	1, 4	Added MR27V12800J-xxxTN
FEDR27V12800J-02-05	Jun. 6, 2003	1, 3, 4	1, 3, 4	Change Ta to 0°C Added MR27V12800J-xxxTY,TYE
FEDR27V12800J-02-06	Jul. 9, 2004	3	3	Add P _D condition and I _{OS} = 10mA

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
 - Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2004 Oki Electric Industry Co., Ltd.

