# OKI Semiconductor <br> MSM66573 Family 

This version: May 2001
Previous version: Feb. 2001

NOTICE: MSM66P573/MSM66Q573Y/MSM66Q573LY are supplied as stock lasts.

## GENERAL DESCRIPTION

The MSM66573 family of highly functional CMOS 16-bit single chip microcontrollers utilize the nX-8/500S, Oki's proprietary CPU core.

A wide variety of internal multi-functioned timers provide timer functions such as compare out, capture input, event counter, auto reload, and PWM, and can be used for periodic and timed measurements.
And features such as a clock gear function, dual clock function, STOP/HALT mode, programmable pull-up ports in which individual bits can be programmed, and a small, thin package, the MSM66573 family of microprocessors is optimally suited for the system control of small-sized low power devices.
A three channel serial interface and a high-speed bus interface that has separate address and data buses and does not require external address latches are provided as interfaces to external devices.

With a 16-bit CPU core that enables high-speed 16-bit arithmetic computations and a variety of bit processing functions, this general-purpose microcontroller is optimally suited for Digital Audio devices such as a Mini-Disc and an MP3 player.

The flash ROM version (MSM66Q573L) programmable with a single 3 V power supply ( 2.4 to 3.6 V ) and flash ROM version (MSM66Q573) programmable with a single 5 V power supply ( 4.5 to 5.5 V ) are also included in the family.

## APPLICATIONS

Digital Audio Control Systems
PC Peripheral Control Systems
Office Electronics Control Systems

ORDERING INFORMATION

| Order Code or Product Name | Package | Remark |
| :---: | :---: | :---: |
| MSM66573L-xxTB *1 | 100-pin plastic TQFP (TQFP 100-P-1414-0.50-K) | Low voltage mask ROM version (2.4 to 3.6 V ) |
| MSM66573-xxTB *1 |  | 5 V mask ROM version ( 4.5 to 5.5 V ) |
| MSM66Q573L-NTB *2 |  | MSM66573L flash ROM version (2.4 to 3.6 V ) |
| MSM66Q573-NTB *2 |  | MSM66573 flash ROM version ( 4.5 to 5.5 V ) |
| MSM66573L-xxWA *1 | Chip | MSM66573L Chip version (2.4 to 3.6 V) |
| MSM66573L-xxLA *1 | 144-pin plastic LFBGA <br> (P-LFBGA144-1111-0.80) | MSM66573L BGA package version (2.4 to 3.6 V) |
| MSM66Q573L-NLA *2 |  | MSM66Q573L BGA package version (2.4 to 3.6 V ) |

*1 : The "xx" of "-xx" stands for the code number.
*2 : The "N" of "-N" stands for the flash ROM, blank version.
When OKI programs and ships the flash ROM, the part number is changed from " -N " to " -XX " (code number ), for example, MSM66Q573LY-999TB.

## FEATURES

| Name | MSM66573L | MSM66573 |
| :---: | :---: | :---: |
| Operating temperature | $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Power supply voltage / maximum operating frequency | $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V} / \mathrm{f}=14 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} / \mathrm{f}=30 \mathrm{MHz}$ |
| Minimum instruction execution time | 143 ns at 14 MHz (2.4 to 3.6 V ) $61 \mu \mathrm{~s}$ at 32.768 kHz | 67 ns at 30 MHz ( 4.5 to 5.5 V ) <br> to $3.6 / 4.5$ to 5.5 V ) |
| Internal ROM size (max. external) | 64 KB (1 MB) |  |
| Internal RAM size (max. external) | 4 KB (1 MB) |  |
| I/O ports | $75 \mathrm{I} / \mathrm{O}$ pins(with programmable pull-up resistors) 8 input-only pins |  |
| Timers | 16-bit free running timer $\times 1$ ch |  |
|  | Compare out/capture input $\times 2 \mathrm{ch}$ |  |
|  | 16-bit auto reload timer (event input/timer out) $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit auto reload timer $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit auto reload timer $\times 3 \mathrm{ch}$(also fumctions as serial communication baud rate generator) |  |
|  | 8 -bit auto reload timer $\times 1$ ch (also functions as Watchdog timer) |  |
|  | Watch timer (real-time counter) $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit PWM $\times 4$ ch (can also be used as 16 -bit PWM $\times 2 \mathrm{ch}$ ) |  |
| Serial port | UART $\times 1 \mathrm{ch}$ Synchronous $\times 1$ ch UART/ Synchronous $\times 1 \mathrm{ch}$ |  |
| A/D converter | 10-bit A/D converter $\times 8 \mathrm{ch}$ |  |
| External interrupt | Non-maskable $\times 1 \mathrm{ch}$ Maskable $\times 6 \mathrm{ch}$ |  |
| Interrupt priority | 3 levels |  |
| Others | External bus interface (Separate address and data busses) |  |
|  | Bus release function |  |
|  | Dual clocks function |  |
|  | Clock gear function |  |
| Flash ROM version | MSM66Q573L | MSM66Q573 |

## SPECIAL FEATURES

## 1. High-performance CPU

The family includes the high-performance CPU, powerful bit manipulation instruction set, full symmetrical addressing mode, and ROM WINDOW function, and also provides the best optimized C compiler support.

## 2. A variety of power saving modes

Attaching a $32.768-\mathrm{kHz}$ crystal produces a real-time clock signal from the internal clock timer. Use of a single clock in place of dual clocks is possible.
The clock gear function allows a $1 / 2 \times$ or $1 / 4 \times$ main clock to be selected for the CPU operating clock.
Switching the CPU clock to $32.768-\mathrm{kHz}$ signal, $1 / 2 \times$ main clock, or $1 / 4 \times$ main clock, then produces operation in a low power consumption mode.
The family provides a wide range of standby control functions. In addition to the usual STOP mode that stops the oscillator, there are the quick restart STOP mode that shuts down the CPU and peripherals but leaves the oscillator running, and the HALT mode that shuts down the CPU but leaves the peripherals running.

## 3. MSM66Q573L and MSM66Q573 with flash memory programmable with single power supply

In addition to the regular mask ROM version, the family includes these versions with 64 KB of flash memory that can be programmed using a single power supply.
For the MSM66Q573L, an internal booster circuit derives the necessary program voltage from the device's low ( 2.4 to 3.6 V ) power supply, and the program voltage for the MSM66Q573 is provided with a single 5 V power supply ( 4.5 to 5.5 V ).

## 4. Multifunction, high-precision $A / D$ converter

The family includes a high-precision 10-bit analog-to-digital converter with eight channels and is ideal for such analog control functions as processing audio signals, processing sensor inputs, detecting key switch states, and controlling battery use in portable equipment. Each channel has its own result register readily accessible from the software. In addition to single-channel conversions, there is also a scan function offering automatic conversion from the user's choice of starting channel through to the last channel.

## 5. Multifunction PWM

The family supports both 8 - and 16 -bit PWM operation.
Choosing between the time-base counter output or overflow from an 8 -bit auto-reload timer as the PWM counter clock source provides a wide number of possibilities over a broad frequency range. The 16-bit PWM configuration supports a high-speed synchronization mode that generates a high-precision output signal with less ripple suitable for digital-to-analog control applications.

## 6. Programmable pull-up resistors

Building the pull-up resistors into the chip contributes to overall design compactness.
Making them programmable on a per-bit basis allows complete flexibility in circuit board layout and system design. These programmable pull-up resistors are available for all I/O pins not already assigned specific functions (such as the oscillator connection pins).

## 7. High-speed bus interface

The interface to external devices uses separate data and address buses.
This arrangement permits rapid bus access for controlling the system from the microcontroller.

## 8. Wide support for external interrupts

There are a total of seven interrupt channels for use in communicating with external devices: six for maskable interrupts and one for non-maskable interrupts.

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



100-pin Plastic TQFP

## PIN CONFIGURATION (TOP VIEW)



144-pin Plastic LFBGA
[Note] Don't connect NC pins with others.

## PIN DESCRIPTIONS

In the Type column, "I" indicates an input pin, "O" indicates an output pin, and "I/O" indicates an I/O pin.

| Classification | Symbol | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Type | Primary function | Type | Secondary function |
| Port | $\begin{aligned} & \text { P0_0/D0 } \\ & \text { to } \\ & \text { P0_7/D7 } \end{aligned}$ | I/O | 8-bit I/O port <br> 10 mA sink capability Pull-up resistors can be specified for each individual bit | I/O | External memory access Data I/O port |
|  | $\begin{aligned} & \text { P1_0/A8 } \\ & \text { to } \\ & \text { P1 7/A15 } \end{aligned}$ | I/O | 8-bit I/O port Pull-up resistors can be specified for each individual bit | 0 | External memory access Address output port |
|  | $\begin{aligned} & \text { P2_0/A16 } \\ & \text { to } \\ & \text { P2_3/A19 } \end{aligned}$ | I/O | 4-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access Address output port |
|  | P3_1/ $\overline{\text { PSEN }}$ | I/O | 3-bit I/O port 10 mA sink capability Pull-up resistors can be specified for each individual bit | 0 | External program memory Access <br> Read strobe output pin |
|  | P3_2/ $\overline{\mathrm{RD}}$ |  |  | 0 | External data memory access Read strobe output pin |
|  | P3_3/7/ |  |  | 0 | External data memory access Write strobe output pin |
|  | $\begin{aligned} & \hline \text { P4_0/A0 } \\ & \text { to } \\ & \text { P4_7/A7 } \end{aligned}$ | I/O | 8-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access Address output port |
|  | P5_4/СРСМ0 | I/O | 4-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I/O | Capture 0 input/Compare 0 output pin |
|  | P5_5/CPCM1 |  |  | I/O | Capture 1 input/Compare 1 output pin |
|  | P5_6/TM0OUT |  |  | 0 | Timer 0 timer output pin |
|  | P5_7/TMOEVT |  |  | 1 | Timer 0 external event input pin |
|  | P6_0/EXINT0 | I/O | 8-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I | External interrupt 0 input pin |
|  | P6_1/EXINT1 |  |  | 1 | External interrupt 1 input pin |
|  | P6_2/EXINT2 |  |  | I | External interrupt 2 input pin |
|  | P6_3/EXINT3 |  |  | 1 | External interrupt 3 input pin |
|  | P6_4 to P6_7 |  |  | - | None |


| Classification | Symbol | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Type | Primary function | Type | Secondary function |
| Port | P7_0/RXD0 | I/O | 7-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I | SIOO receive data input pin |
|  | P7_1/TXD0 |  |  | O | SIOO transmit data output pin |
|  | P7_2/RXC0 |  |  | 1 | SIOO external clock input pin |
|  | P7_4/TM3OUT |  |  | O | Timer 3 timer output pin |
|  | P7_5/TM3EVT |  |  | 1 | Timer 3 external event input pin |
|  | P7_6/PWM00UT |  |  | O | PWM0 output pin |
|  | P7_7/PWM1OUT |  |  | O | PWM1 output pin |
|  | P8_0/RXD1 | I/O | 7-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 1 | SIO1 receive data input pin |
|  | P8_1/TXD1 |  |  | O | SIO1 transmit data output pin |
|  | P8_2/RXC1 |  |  | I/O | SIO1 receive clock I/O pin |
|  | P8_3/TXC1 |  |  | I/O | SIO1 transmit clock I/O pin |
|  | P8_4/TM4OUT |  |  | 0 | Timer 4 timer output pin |
|  | P8_6/PWM2OUT |  |  | O | PWM2 output pin |
|  | P8_7/PWM3OUT |  |  | O | PWM3 output pin |
|  | P9_0/EXINT4 | I/O | 5-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I | External Interrupt 4 input pin |
|  | P9_1/EXINT5 |  |  | 1 | External Interrupt 5 input pin |
|  | P9_2, P9_3 |  |  | - | None |
|  | P9_7/HLDACK |  |  | O | HOLD mode output pin |
|  | P10_0/SIOCK3 | I/O | 7-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I/O | SIO3 transmit-receive clock I/O pin |
|  | P10_1/SIOI3 |  |  | 1 | SIO3 receive data input pin |
|  | P10_2/SIOO3 |  |  | 0 | SIO3 transmit data output pin |
|  | P10_3 to P10_5 |  |  | - | None |
|  | P10_7/TM5EVT |  |  | I | Timer 5 external event input pin |
|  | P11_0/WAIT | I/O | 6-bit I/O port <br> 10 mA sink capability Pull-up resistors can be specified for each individual bit | 1 | External data memory access wait input pin |
|  | P11_1/HOLD |  |  | 1 | HOLD mode request input pin |
|  | P11_2/CLKOUT |  |  | O | Main clock pulse output pin |
|  | P11_3/XTOUT |  |  | 0 | Sub clock pulse output pin |
|  | P11_6/TM9OUT |  |  | O | Timer 9 timer output pin |
|  | P11_7/TM9EVT |  |  | I | Timer 9 external event input pin |
|  | $\begin{gathered} \text { P12_0/AIO } \\ \text { to } \\ \text { P12_7/AI7 } \end{gathered}$ | 1 | 8-bit input port | I | A/D converter analog input port |


| Classification | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| Power supply | $V_{\text {D }}$ | I | Power supply pin <br> Connect all $\mathrm{V}_{\mathrm{DD}}$ pins to the power supply.* |
|  | GND | I | GND pin Connect all GND pins to GND.* |
|  | $V_{\text {REF }}$ | 1 | Analog reference voltage pin (Connect to the $\mathrm{V}_{\mathrm{DD}}$ pin when $\mathrm{A} / \mathrm{D}$ converter is not used.) |
|  | AGND | 1 | Analog GND pin (Connect to the GND pin when A/D converter is not used.) |
| Oscillation | XT0 | I | Sub clock oscillation input pin Connect to a crystal oscillator of $f=32.768 \mathrm{kHz}$. |
|  | $\overline{\text { XT1 }}$ | 0 | Sub clock oscillation output pin Connect to a crystal oscillator of $f=32.768 \mathrm{kHz}$. The clock output is opposite in phase to XTO. |
|  | OSC0 | I | Main clock oscillation input pin Connect to a crystal or ceramic oscillator. Or, input an external clock. |
|  | $\overline{\text { 0SC1 }}$ | 0 | Main clock oscillation output pin <br> Connect to a crystal or ceramic oscillator. <br> The clock output is opposite in phase to OSC0. <br> Leave this pin unconnected when an external clock is used. |
| Reset | $\overline{\mathrm{RES}}$ | 1 | Reset input pin |
| Other | NMI | 1 | Non-maskable interrupt input pin |
|  | $\overline{E A}$ | 1 | External program memory access input pin If the $\overline{E A}$ pin is enabled (low level), the internal program memory is masked and the CPU executes the program code in external program memory through all address space. |

* Each of the family devices has unique pattern routes for the internal power and ground. Connect the power supply voltage to all $V_{D D}$ pins and the ground potential to all GND pins. If a device may have one or more $\mathrm{V}_{\mathrm{DD}}$ or GND pins to which the power supply voltage or the ground potential is not connected, it can not be guaranteed for normal operation.


## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital power supply voltage | $V_{\text {DD }}$ | $\begin{gathered} \text { GND }=\mathrm{AGND}=0 \mathrm{~V} \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \end{gathered}$ | MSM66573/Q573 | -0.3 to +7.0 | V |
|  |  |  | MSM66Q573Y | -0.3 to +7.0 | V |
|  |  |  | MSM66573L/Q573L | -0.3 to +4.6 | V |
|  |  |  | MSM66Q573LY | -0.3 to +4.6 | V |
| Input voltage | $\mathrm{V}_{1}$ |  | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | $\mathrm{V}_{0}$ |  | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Analog reference voltage | $V_{\text {REF }}$ |  | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Analog input voltage | $\mathrm{V}_{\text {AI }}$ |  | - | -0.3 to $\mathrm{V}_{\text {REF }}$ | V |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=70^{\circ} \mathrm{C}$ <br> per package | 100-pin TQFP | 650 | mW |
|  |  |  | 144-pin LFBGA | 750 | mW |
|  |  | $\begin{gathered} \mathrm{Ta}=50^{\circ} \mathrm{C} \\ \text { per package } \\ \text { (MSM66Q573LY) } \end{gathered}$ | 100-pin TQFP | 800 | mW |
|  |  |  | 144-pin LFBGA | 950 | mW |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | - |  | -50 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital power supply voltage | $V_{\text {DD }}$ | MSM66573/Q573 | $\mathrm{f}_{\text {osc }} \leq 30 \mathrm{MHz}$ | 4.5 to 5.5 | V |
|  |  | MSM66Q573Y | $\mathrm{f}_{\text {osc }} \leq 26 \mathrm{MHz}$ | 4.5 to 5.5 |  |
|  |  | MSM66573L/Q573L | $\mathrm{f}_{\text {osc }} \leq 14 \mathrm{MHz}$ | 2.4 to 3.6 |  |
|  |  | MSM66Q573LY | $\mathrm{f}_{\text {osc }} \leq 14 \mathrm{MHz}$ | 2.7 to 3.3 |  |
|  |  | MSM66P573 | $\mathrm{f}_{\text {osc }} \leq 24 \mathrm{MHz}$ | 4.5 to 5.5 |  |
|  |  |  | $\mathrm{f}_{\text {osc }} \leq 12 \mathrm{MHz}$ | 2.7 to 3.6 |  |
| Analog reference voltage | $V_{\text {REF }}$ | - |  | $\mathrm{V}_{\mathrm{DD}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}$ |  |
| Analog input voltage | $\mathrm{V}_{\text {AI }}$ | - |  | AGND to $\mathrm{V}_{\text {REF }}$ |  |
| Memory hold voltage | $V_{\text {DDH }}$ | MSM66573/Q573 | $\mathrm{f}_{\text {osc }}=0 \mathrm{~Hz}$ | 2.0 to 5.5 |  |
|  |  | MSM66Q573Y |  | 2.0 to 5.5 |  |
|  |  | MSM66573L/Q573L |  | 2.0 to 3.6 |  |
|  |  | MSM66Q573LY |  | 2.0 to 3.6 |  |
|  |  | MSM66P573 |  | 2.0 to 5.5 |  |
| Operating frequency | $\mathrm{f}_{\text {osc }}$ | MSM66573/Q573 | $\mathrm{V}_{\text {DD }}=4.5$ to 5.5 V | 2 to 30 | MHz |
|  |  | MSM66Q573Y | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 2 to 26 |  |
|  |  | MSM66573L/Q573L | $\mathrm{V}_{\text {DD }}=2.4$ to 3.6 V | 2 to 14 |  |
|  |  | MSM66Q573LY | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V | 2 to 14 |  |
|  |  | MSM66P573 | $\mathrm{V}_{\text {D }}=4.5$ to 5.5 V | 2 to 24 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V | 2 to 12 |  |
|  | $\mathrm{f}_{\mathrm{XT}}$ | - |  | 32.768 | kHz |
| Ambient temperature | Ta | Except MSM66Q573LY |  | -30 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | MSM66Q573LY |  | -20 to +50 | ${ }^{\circ} \mathrm{C}$ |
| Fan out | $N$ | MOS load |  | 20 | - |
|  |  | TTL load | P0, P3, P11 | 6 | - |
|  |  |  | $\begin{gathered} \mathrm{P} 1, \mathrm{P} 2, \mathrm{P} 4, \mathrm{P} 5, \\ \mathrm{P} 6, \mathrm{P} 7, \mathrm{P} 8, \mathrm{P}, \mathrm{P} 10 \end{gathered}$ | 1 | - |

## ALLOWABLE OUTPUT CURRENT VALUES

| MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) MSM66Q573LY ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}$ ) MSM66P573 ( $\mathrm{V}_{D D}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Pin | Symbol | Min. | Typ. | Max. | Unit |
| "H" output pin (1 pin) | All output pins | $\mathrm{I}_{\mathrm{OH}}$ | - | - | -2 | mA |
| "H" output pins (sum total) | Sum total of all output pins | $\sum \mathrm{IOH}^{\text {O }}$ | - | - | -40 |  |
| "L" output pin (1 pin) | P0, P3, P11 | $\mathrm{I}_{\mathrm{O}}$ | - | - | 10 |  |
|  | Other ports |  |  |  | 5 |  |
| "L" output pins (sum total) | Sum total of P0, P3, P11 | $\sum \mathrm{I}_{\text {OL }}$ | - | - | 80 |  |
|  | Sum total of P1, P2, P4 |  |  |  | 50 |  |
|  | Sum total of P5, P6, P9 |  |  |  |  |  |
|  | Sum total of P7, P8, P10 |  |  |  |  |  |
|  | Sum total of all output pins |  |  |  | 140 |  |

[Note]
Each of the family devices has unique pattern routes for the internal power and ground. Connect the power supply voltage to all $\mathrm{V}_{\mathrm{DD}}$ pins and the ground potential to all GND pins. If a device may have one or more $\mathrm{V}_{\mathrm{DD}}$ or GND pins to which the power supply voltage or the ground potential is not connected, it can not be guaranteed for normal operation.

## INTERNAL FLASH ROM PROGRAMMING CONDITIONS

| Parameter | Symbol |  | ondition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{D D}$ |  | M66Q573 | 4.5 to 5.5 | V |
|  |  | MSM66Q573Y |  | 4.5 to 5.5 |  |
|  |  | MSM66Q573L |  | 2.4 to 3.6 |  |
|  |  | MSM66Q573LY |  | 2.7 to 3.3 |  |
| Ambient temperature | Ta | During Read | MSM66Q573 | -30 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | MSM66Q573Y | -30 to +70 |  |
|  |  |  | MSM66Q573L | -30 to +70 |  |
|  |  |  | MSM66Q573LY | -20 to +50 |  |
|  |  | During Programming |  | +0 to +50 |  |
| Endurance | CEP |  | - | 100 | Cycles |
| Blocks size | - |  | - | 128 | bytes |

## ELECTRICAL CHARACTERISTICS

DC Characteristics $1\left(\mathrm{~V}_{\mathrm{DD}}=4.5\right.$ to 5.5 V$)$

| MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\text {DD }}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| "H" input voltage *1 | $\mathrm{V}_{\mathrm{HH}}$ | - | $0.44 \mathrm{~V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| " H " input voltage *2, *3, *4, *5, *6 |  |  | $0.80 \mathrm{~V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| "L" input voltage *1 | $\mathrm{V}_{\text {IL }}$ | - | -0.3 | - | $0.16 \mathrm{~V}_{\mathrm{DD}}$ |  |
| "L" input voltage *2, *3, *4, *5, *6 |  |  | -0.3 | - | $0.20 \mathrm{~V}_{\mathrm{DD}}$ |  |
| "H" output voltage *1, *4 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{0}=-400 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - |  |
|  |  | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ | $V_{D D}-0.6$ | - | - |  |
| "H" output voltage *2 |  | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | $V_{D D}-0.4$ | - | - |  |
|  |  | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.6$ | - | - |  |
| "L" output voltage *1, *4 | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{0}=3.2 \mathrm{~mA}$ | - | - | 0.4 |  |
|  |  | $\mathrm{I}_{0}=10.0 \mathrm{~mA}$ | - | - | 0.8 |  |
| "L" output voltage *2 |  | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | - | - | 0.4 |  |
|  |  | $\mathrm{I}_{0}=5.0 \mathrm{~mA}$ | - | - | 0.8 |  |
| Input leakage current *3 | $\mathrm{I}_{\mathrm{HH}} / \mathrm{I}_{\text {L }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ | - | - | 1/-1 | $\mu \mathrm{A}$ |
| Input current *5 |  |  | - | - | 1/-250 |  |
| Input current *6 |  |  | - | - | 15/-15 |  |
| output leakage current *1, *2, *4 | $\mathrm{I}_{\text {LO }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {D }} / 0 \mathrm{~V}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Pull-up resistance | $\mathrm{R}_{\text {pull }}$ | $V_{1}=$ Except <br> MSM66Q573Y  | 25 | 50 | 100 | $k \Omega$ |
|  |  | O MSM66Q573Y | 15 | 30 | 100 | $\mathrm{k} \Omega$ |
| Input capacitance | $\mathrm{C}_{1}$ | $\mathrm{f}_{\text {Osc }}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 5 | - | pF |
| Output capacitance | $\mathrm{C}_{0}$ |  | - | 7 | - |  |
| Analog reference supply current | $\mathrm{I}_{\text {REF }}$ | During A/D operation | - | - | 4 | mA |
|  |  | When $A / D$ is stopped | - | - | 10 | $\mu \mathrm{A}$ |

*1: Applicable to P0
*2: Applicable to P1, P2, P4, P5, P6, P7, P8, P9, P10
*3: Applicable to P12, EA, NMI
*4: Applicable to P3, P11
*5: Applicable to $\overline{\text { RES }}$
*6: Applicable to OSC0

Supply current $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to 5.5 V$)$

- MSM66573

|  |  | $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | dition | Min. | Typ. | Max. | Unit |
| CPU operation mode *1 | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ |  | - | 36 | 55 | mA |
|  |  | $\mathrm{f}_{\mathrm{xT}}=32.768 \mathrm{kHz}$ |  | - | 60 | 160 | $\mu \mathrm{A}$ |
| HALT mode *2 | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ |  | - | 23 | 35 | mA |
| STOP mode *3 | $\mathrm{I}_{\text {DS }}$ | OSC is stopped | XT is used | - | 5 | 110 | $\mu \mathrm{A}$ |
|  |  |  | XT is not used | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used $V_{D D}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 0.2 | 10 |  |

- MSM66Q573

|  |  |  |  | $\left(V_{D D}\right.$ |  |  | +70 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | dition | Min. | Typ. | Max. | Unit |
| CPU operation mode *1 | $I_{\text {D }}$ |  | 30 MHz | - | 42 | 70 | mA |
|  |  |  | 2.768 kHz | - | 500 | 800 | $\mu \mathrm{A}$ |
| HALT mode *2 | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ |  | - | 24 | 40 | mA |
| STOP mode *3 | $\mathrm{I}_{\text {DDS }}$ | OSC is | XT is used | - | 5 | 110 | $\mu \mathrm{A}$ |
|  |  | stopped | $X \mathrm{~T}$ is not used | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used$\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 0.2 | 10 |  |

- MSM66Q573Y

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | dition | Min. | Typ. | Max. | Unit |
| CPU operation mode *1 | $I_{\text {D }}$ | $\mathrm{f}_{\mathrm{osc}}=26 \mathrm{MHz}$ |  | - | 42 | 70 | mA |
|  |  | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ |  | - | 500 | 800 | $\mu \mathrm{A}$ |
| HALT mode *2 | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {osc }}=26 \mathrm{MHz}$ |  | - | 24 | 40 | mA |
| STOP mode *3 | $\mathrm{I}_{\text {DS }}$ | OSC is | XT is used | - | 5 | 110 | $\mu \mathrm{A}$ |
|  |  | stopped |  | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used$V_{D D}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 0.2 | 10 |  |

- MSM66P573

[Note] Ports used as inputs are at $\mathrm{V}_{\mathrm{DD}}$ or 0 V . Other ports are unloaded.
*1. CPU and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*2. CPU is stopped, and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*3. CPU and all the peripheral functions are deactivated (The clock timer is being activated when the XT is used).

DC Characteristics $2\left(V_{D D}=2.4\right.$ to 3.6 V$)$

| MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) <br> MSM66Q573LY ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}$ ) <br> MSM66P573 ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol |  | Condition | Min. | Typ. | Max. | Unit |
| "H" input voltage *1 | $\mathrm{V}_{\text {IH }}$ | - |  | $0.55 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| " H " input voltage *2, *3, *4, *5, *6 |  |  |  | $0.80 \mathrm{~V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| "L" input voltage *1 | $\mathrm{V}_{\text {IL }}$ | - |  | -0.3 | - | $0.16 \mathrm{~V}_{\mathrm{DD}}$ |  |
| "L" input voltage *2, *3, *4, *5, *6 |  |  |  | -0.3 | - | $0.20 \mathrm{~V}_{\mathrm{DD}}$ |  |
| "H" output voltage *1, *4 | $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{I}_{0}=-400 \mu \mathrm{~A}$ | $V_{D D}-0.4$ | - | - |  |
|  |  |  | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ | $V_{D D}-0.8$ | - | - |  |
| H" output voltage *2 |  |  | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | $V_{D D}-0.4$ | - | - |  |
|  |  |  | $\mathrm{I}_{0}=-1.0 \mathrm{~mA}$ | $V_{D D}-0.8$ | - | - |  |
| "L" output voltage *1, *4 | $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{0}=3.2 \mathrm{~mA}$ | - | - | 0.5 |  |
|  |  |  | $\mathrm{I}_{0}=5.0 \mathrm{~mA}$ | - | - | 0.9 |  |
| "L" output voltage *2 |  |  | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | - | - | 0.5 |  |
|  |  |  | $\mathrm{I}_{0}=2.5 \mathrm{~mA}$ | - | - | 0.9 |  |
| Input leakage current | $\mathrm{I}_{\mathrm{HH}} / \mathrm{I}_{\mathrm{LL}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ |  | - | - | 1/-1 | $\mu \mathrm{A}$ |
| Input current *5 |  |  |  | - | - | 1/-250 |  |
| Input current *6 |  |  |  | - | - | 15/-15 |  |
| output leakage current *1, *2, *4 | $\mathrm{I}_{\text {LO }}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {Do }} / 0 \mathrm{~V}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Pull-up resistance | $\mathrm{R}_{\text {pull }}$ | $\begin{aligned} & V_{1}= \\ & 0 V \end{aligned}$ | $\begin{gathered} \text { Except } \\ \text { MSM66Q573LY } \end{gathered}$ | 40 | 100 | 200 | k $\Omega$ |
|  |  |  | MSM66Q573LY | 20 | 50 | 200 |  |
| Input capacitance | $\mathrm{C}_{1}$ | $\mathrm{f}_{\text {OSC }}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 5 | - | pF |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | - | 7 | - |  |
| Analog reference supply current | $\mathrm{I}_{\text {REF }}$ | During A/D operation |  | - | - | 2 | mA |
|  |  | Wh | A/D is stopped | - | - | 5 | $\mu \mathrm{A}$ |

*1: Applicable to P0
*2: Applicable to P1, P2, P4, P5, P6, P7, P8, P9, P10
*3: Applicable to P12, EA, NMI
*4: Applicable to P3, P11
*5: Applicable to $\overline{\text { RES }}$
*6: Applicable to OSC0

Supply current $\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to 3.6 V$)$

- MSM66573L

| $\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | ndition | Min. | Typ. | Max. | Unit |
| CPU operation mode | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ |  | - | 12 | 20 | mA |
|  |  | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ |  | - | 30 | 130 | $\mu \mathrm{A}$ |
| HALT mode | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\mathrm{OSC}}=14 \mathrm{MHz}$ |  | - | 7 | 11 | mA |
| STOP mode | $\mathrm{I}_{\text {DS }}$ | OSC is stopped | XT is used* | - | 2 | 110 | $\mu \mathrm{A}$ |
|  |  |  | XT is not used* | - | 1 | 100 |  |
|  |  | OSC is stopped, $X T$ is not used $\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}^{*}$ |  | - | 0.2 | 10 |  |

- MSM66Q573L

| Mode | Symbol |  | ndition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU operation mode | $I_{\text {D }}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ |  | - | 13 | 22 | MA |
|  |  | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ |  | - | 300 | 600 | $\mu \mathrm{A}$ |
| HALT mode | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ |  | - | 7 | 11 | MA |
| STOP mode | $\mathrm{I}_{\text {DS }}$ | OSC is stopped | XT is used* | - | 3 | 110 | $\mu \mathrm{A}$ |
|  |  |  | $X \mathrm{~T}$ is not used* | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used$\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}^{*}$ |  | - | 0.2 | 10 |  |

- MSM66Q573LY

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+50^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | ndition | Min. | Typ. | Max. | Unit |
| CPU operation mode | $I_{\text {D }}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ |  | - | 15 | 22 | MA |
|  |  | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ |  | - | 300 | 600 | $\mu \mathrm{A}$ |
| HALT mode | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ |  | - | 7 | 11 | MA |
| STOP mode | $\mathrm{I}_{\text {DS }}$ | OSC is stopped | XT is used* | - | 3 | 110 | $\mu \mathrm{A}$ |
|  |  |  | XT is not used* | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used$\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}^{\star}$ |  | - | 0.2 | 10 |  |

-MSM66P573

| Mode | Symbol |  | ndition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU operation mode | $I_{\text {D }}$ | $\mathrm{f}_{\text {osc }}=12 \mathrm{MHz}$ |  | - | 17 | 24 | mA |
|  |  | $\mathrm{f}_{\mathrm{xT}}=32.768 \mathrm{kHz}$ |  | - | 65 | 160 | $\mu \mathrm{A}$ |
| HALT mode | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\text {OSC }}=12 \mathrm{MHz}$ |  | - | 8 | 12 | mA |
| STOP mode | $I_{\text {DDS }}$ | OSC is stopped | XT is used* | - | 3 | 110 | $\mu \mathrm{A}$ |
|  |  |  | $X \mathrm{~T}$ is not used* | - | 1 | 100 |  |
|  |  | OSC is stopped, XT is not used$\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}^{*}$ |  | - | 0.2 | 10 |  |

[Note] Ports used as inputs are at $\mathrm{V}_{\mathrm{DD}}$ or 0 V . Other ports are unloaded.
*1. CPU and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*2. CPU is stopped, and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*3. CPU and all the peripheral functions are deactivated (The clock timer is being activated when the XT is used).

## AC Characteristics $1\left(\mathrm{~V}_{\mathrm{DD}}=4.5\right.$ to 5.5 V$)$

(1) External program memory control

| MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {OSC }}=30 / 26 \mathrm{MHz}$ | 33.3/38.5 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }}{ }_{\text {WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {dWL }}$ |  | 13 | - |  |
| $\overline{\text { PSEN }}$ pulse width | $t_{\text {PW }}$ |  | $2 \mathrm{t} \phi$ - 15 | - |  |
| $\overline{\text { PSEN }}$ pulse delay time | $\mathrm{t}_{\text {PD }}$ |  | - | 45 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 25 | - |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ |  | 0 | - |  |
| Instruction setup time | $\mathrm{t}_{\text {IS }}$ |  | $25^{*}$ | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\mathrm{ACC}}$ |  | - | $3 \mathrm{t} \phi-65^{*}$ |  |



Bus timing during no wait cycle time
(2) External data memory control

| MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {OSC }}=30 / 26 \mathrm{MHz}$ | 33.3/38.5 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }}{ }_{\text {WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {owL }}$ |  | 13 | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\text {RW }}$ |  | $2 \dagger \phi-15$ | - |  |
| $\overline{\text { WR pulse width }}$ | $\mathrm{t}_{\text {ww }}$ |  | $2 \dagger \phi-15$ | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\text {RD }}$ |  | - | 45 |  |
| $\overline{\text { WR }}$ pulse delay time | $\mathrm{t}_{\text {w }}$ |  | - | 45 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 25 | - |  |
| Address hold time | $\mathrm{t}_{\mathrm{AH}}$ |  | t $\phi$ - 3 | - |  |
| Read data setup time | $\mathrm{t}_{\text {RS }}$ |  | $25^{*}$ | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | $3 t \phi-65^{*}$ |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | $2 \dagger \phi-30$ | - |  |
| Write data hold time | $\mathrm{t}_{\text {wh }}$ |  | t $\phi$ - 3 | - |  |



Bus timing during no wait cycle time
(3) Serial port control

Master mode
MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $t_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=30 / 26 \mathrm{MHz}$ | 33.3/38.5 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STM }}$ |  | 2t $\dagger$ - 5 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 5t $\phi$ - 10 | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMX }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |



Slave mode
MSM66573/Q573/Q573Y/P573 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {OSC }}=30 / 26 \mathrm{MHz}$ | 33.3/38.5 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {StMXS }}$ |  | 2t $\dagger$ - 15 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 4t $\phi$ - 10 | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 3 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$



Measurement points for AC timing (except the serial port)


Measurement points for AC timing (the serial port)


## AC Characteristics $2\left(\mathrm{~V}_{\mathrm{DD}}=2.4\right.$ to 3.6 V$)$

(1) External program memory control

MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )
MSM66Q573LY (VD $=2.7$ to 3.3 V , $\mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}$ ) MSM66P573 ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {e }}{ }_{\text {WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {Q WL }}$ |  | 28 | - |  |
| $\overline{\text { PSEN }}$ pulse width | $t_{\text {pw }}$ |  | $2 \mathrm{t} \phi-25^{* 1}$ | - |  |
| $\overline{\text { PSEN }}$ pulse delay time | $\mathrm{t}_{\text {PD }}$ |  | - | 75 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 40 | - |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ |  | $-8^{*}$ | - |  |
| Instruction setup time | $\mathrm{t}_{15}$ |  | 60 | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | $-8{ }^{2}$ | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | 3t $\phi$ - 120 |  |

*1: MSM66P573 = 2t -20
*2: MSM66P573 = 0


Bus timing during no wait cycle time
(2) External data memory control

|  |  | MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) <br> MSM66Q573LY ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}$ ) <br> MSM66P573 ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\mathrm{OSC}}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\mathrm{QWH}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {¢ }} \mathrm{WL}^{\text {L }}$ |  | 28 | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\mathrm{RW}}$ |  | $2 \mathrm{t} \phi-25^{*}$ | - |  |
| $\overline{\text { WR pulse width }}$ | $t_{w w}$ |  | $2 t \phi-25^{*}$ | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\text {RD }}$ |  | - | 75 |  |
| $\overline{\text { WR pulse delay time }}$ | $\mathrm{t}_{\text {wD }}$ |  | - | 75 |  |
| Address setup time | $\mathrm{t}_{\mathrm{AS}}$ |  | t $\phi$ - 40 | - |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ |  | t $\phi-8^{*}$ | - |  |
| Read data setup time | $\mathrm{t}_{\mathrm{RS}}$ |  | 60 | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | $3 \mathrm{t} \phi-120$ |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | $2 t \phi-40^{* 3}$ | - |  |
| Write data hold time | $\mathrm{t}_{\text {wH }}$ |  | t $\phi$ - 6 | - |  |

*1: MSM66P573 = 2 t $\phi-20$
*1: MSM66Q573L/Q573LY = 2 t $\phi-30$
*2: MSM66P573 = t $\phi-6$
*3: MSM66Q573L/Q573LY = 2t $\phi-50$


Bus timing during no wait cycle time
(3) Serial port control

Master mode

| 兂 |  | MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) MSM66Q573LY ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}$ ) MSM66P573 ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {Osc }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | 2tt - 10 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | $5 \mathrm{t} \phi-20$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


| Slave mode |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSM66573L/Q573L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ <br> MSM66Q573LY ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+50^{\circ} \mathrm{C}\right)$ <br> MSM66P573 ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $t_{\text {cyc }}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ | 71.4 | - |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCKC }}$ |  | $4 t_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | 2t $\phi-30$ | - | ns |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4t $\phi$ - 20 | - | ns |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 7 | - |  |
| Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$ |  |  |  |  |  |



Measurement points for AC timing (except the serial port)


Measurement points for AC timing (the serial port)


A/D Converter Characteristics $1\left(V_{D D}=4.5\right.$ to 5.5 V$)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | n | Refer to measurement circuit 1 <br> Analog input source impedance $\mathrm{R}_{1} \leq 5 \mathrm{k} \Omega$ $\mathrm{t}_{\mathrm{CONv}}=10.7 \mu \mathrm{~s}$ | - | 10 | - | Bit |
| Linearity error | $\mathrm{E}_{\mathrm{L}}$ |  | - | - | $\pm 3$ | LSB |
| Differential Linearity error | $\mathrm{E}_{\mathrm{D}}$ |  | - | - | $\pm 2$ |  |
| Zero scale error | $\mathrm{E}_{\text {zs }}$ |  | - | - | +3 |  |
| Full-scale error | $\mathrm{E}_{\text {FS }}$ |  | - | - | -3 |  |
| Cross talk | $\mathrm{E}_{\text {CT }}$ | Refer to measurement circuit 2 | - | - | $\pm 1$ |  |
| Conversion time | $\mathrm{t}_{\text {conv }}$ | Set according to ADTM set data | 10.7 | - | 3906.3 | $\mu \mathrm{s} / \mathrm{ch}$ |

A/D Converter Characteristics $2\left(\mathrm{~V}_{\mathrm{DD}}=2.4\right.$ to $\mathbf{3 . 6} \mathrm{V}$ )

| MSM66573L/Q573L ( $\mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.4$ to 3.6 V , AGND $=\mathrm{GND}=0 \mathrm{~V}$ ) MSM66Q573LY ( $\mathrm{Ta}=-20$ to $+50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7$ to $3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{GND}=0 \mathrm{~V}$ ) MSM66P573 ( $\mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {BEF }}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{AGND}=\mathrm{GND}=0 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Resolution | n | Refer to measurement circuit 1 <br> Analog input source impedance $R_{1} \leq 5 \mathrm{k} \Omega$ $\mathrm{t}_{\mathrm{conv}}=27.4 \mu \mathrm{~s}$ | - | 10 | - | Bit |
| Linearity error | $\mathrm{E}_{\mathrm{L}}$ |  | - | - | $\pm 4$ | LSB |
| Differential Linearity error | $\mathrm{E}_{\mathrm{D}}$ |  | - | - | $\pm 3$ |  |
| Zero scale error | $\mathrm{E}_{\text {zs }}$ |  | - | - | +4 |  |
| Full-scale error | $\mathrm{E}_{\text {FS }}$ |  | - | - | -4 |  |
| Cross talk | $\mathrm{E}_{\text {cT }}$ | Refer to measurement circuit 2 | - | - | $\pm 2$ |  |
| Conversion time | $\mathrm{t}_{\text {conv }}$ | Set according to ADTM set data | 27.4 | - | 3906.3 | $\mu \mathrm{s} / \mathrm{ch}$ |



Measurement Circuit 1


Measurement Circuit 2
Definition of Terminology

1. Resolution

Resolution is the value of minimum discernible analog input.
With 10 bits, since $2^{10}=1024$, resolution of $\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{AGND}\right) \div 1024$ is possible.
2. Linearity error

Linearity error is the difference between ideal conversion characteristics and actual conversion characteristics of a 10 -bit A/D converter (not including quantization error).
Ideal conversion characteristics can be obtained by dividing the voltage between $\mathrm{V}_{\text {REF }}$ and AGND into 1024 equal steps.
3. Differential linearity error

Differential linearity error indicates the smoothness of conversion characteristics. Ideally, the range of analog input voltage that corresponds to 1 converted bit of digital output is $1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{AGND}\right) \div 1024$. Differential error is the difference between this ideal bit size and bit size of an arbitrary point in the conversion range.
4. Zero scale error

Zero scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 000 H to 001 H .
5. Full-scale error

Full-scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 3FEH to 3FFH.

## PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Packages
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## PACKAGE DIMENSIONS

(Unit: mm)


## Notes for Mounting the Surface Mount Type Packages

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REFERENCE DATA

CPU operation mode (inside CPU clock $=\mathrm{f}$ )
IDDD-VDD Characteristic


|  | VDD | 2.4 V | 2.7 V | 3.3 V | 4.5 V | 5.0 V | 5.5 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IDDD } \\ & (\mathrm{mA}) \end{aligned}$ | 30 MHz |  |  |  | 30.8725 | 35.8775 | 41.1125 |
|  | 24 MHz |  |  |  | 25.4675 | 29.6225 | 33.8025 |
|  | 20 MHz |  |  |  | 21.7525 | 25.2125 | 28.8075 |
|  | 14 MHz | 6.5325 | 7.74 | 10.3675 | 16.175 | 18.7775 | 21.6175 |
|  | 8 MHz | 4.005 | 4.8175 | 6.56 | 10.6975 | 12.5475 | 14.4825 |
|  | 4 MHz | 2.2875 | 2.815 | 4.03 | 7.02 | 8.3525 | 9.7575 |
|  | 32.768 kHz | 0.023 | 0.027 | 0.032 | 0.052 | 0.056 | 0.062 |

HALT mode (CPU is stopped, and all the peripheral functions (timer, PWM, A/D, etc.) are activated.) IDDH-VDD Characteristic

Condition: $\mathrm{Ta}=25^{\circ} \mathrm{C}$


|  | VDD | 2.4 V | 2.7 V | 3.3 V | 4.5 V | 5.0 V | 5.5 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IDDH } \\ & (\mathrm{mA}) \end{aligned}$ | 30 MHz |  |  |  | 19.43346 | 22.48822 | 25.61874 |
|  | 24 MHz |  |  |  | 15.74174 | 18.04172 | 20.41748 |
|  | 20 MHz |  |  |  | 13.01898 | 14.86622 | 16.79474 |
|  | 14 MHz | 4.213 | 4.8715 | 6.1825 | 9.0595 | 10.34548 | 11.69122 |
|  | 8 MHz | 2.442 | 2.79 | 3.52275 | 5.155 | 5.88725 | 6.65175 |
|  | 4 MHz | 1.20025 | 1.37975 | 1.74175 | 2.54925 | 2.9115 | 3.2955 |

## REFERENCE DATA



|  | VDD | 2.4 V | 2.7 V | 3.3 V | 4.5 V | 5.0 V | 5.5 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IDDD } \\ & (\mathrm{mA}) \end{aligned}$ | 30 MHz |  |  |  | 23.04622 | 26.44046 | 29.93146 |
|  | 24 MHz |  |  |  | 18.56048 | 21.17448 | 23.84848 |
|  | 20 MHz |  |  |  | 15.3537 | 17.45246 | 19.62772 |
|  | 14 MHz | 5.1845 | 5.93925 | 7.43425 | 10.73924 | 12.21222 | 13.74696 |
|  | 8 MHz | 2.994 | 3.39625 | 4.2425 | 6.11975 | 6.96425 | 7.83525 |
|  | 4 MHz | 1.48 | 1.68175 | 2.0975 | 3.03325 | 3.4465 | 3.88425 |

```
CPU operation mode with Clock Gear function (inside CPU clock \(=\mathrm{f} / 4\) )
IDDD-VDD Characteristic
CPU and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
```

Condition: $\mathrm{Ta}=25^{\circ} \mathrm{C}$


|  | VDD | 2.4 V | 2.7 V | 3.3 V | 4.5 V | 5.0 V | 5.5 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IDDD } \\ & (\mathrm{mA}) \end{aligned}$ | 30 MHz |  |  |  | 15.51348 | 17.90122 | 20.32898 |
|  | 24 MHz |  |  |  | 12.60374 | 14.36524 | 16.19224 |
|  | 20 MHz |  |  |  | 10.40248 | 11.81124 | 13.26998 |
|  | 14 MHz | 3.483 | 4.00875 | 5.0365 | 7.25025 | 8.23925 | 9.27275 |
|  | 8 MHz | 2.0285 | 2.3035 | 2.8735 | 4.12475 | 4.691 | 5.276 |
|  | 4 MHz | 0.796 | 1.1355 | 1.416 | 2.036 | 2.3155 | 2.60175 |

## REVISION HISTORY

| Date | Changes compared to previous version |
| :---: | :---: |
| Mar. 2000 |  |
| Oct. 2000 | - Modified the contents of FEATURES "Timers and A/D converter" on P-2. <br> - Modified the contents of PIN DESCRIPTIONS "P3_2/ $\overline{R D}$ and P3_3/WR Secondary function" on P-7. <br> - Added the contents of PIN DESCRIPTIONS " $\mathrm{V}_{\text {REF }}$ and AGND Description" on P-9. <br> - Changed the contents of ABSOLUTE MAXIMUM RATINGS "Digital power supply voltage Condition and Rating" on P-10. <br> - Changed the contents of RECOMMENDED OPERATING CONDITIONS "Memory hold voltage Condition and Rating" on P-10. <br> - Changed the contents of DC Characteristics 2 "H input voltage Min. value" on P-14. <br> - Changed the contents of Measurement points for AC timing on P-23. <br> - Changed the contents of A/D Converter Characteristics 1 and 2 "Conversion time Max. value" on P-24. |
| Feb. 2001 | - Changed the name from "MSM66Q573LY" to "MSM66Q573L" on P-1 to P-3. <br> - Changed the name from "MSM66Q573Y" to "MSM66Q573" on P-1 to P-3. <br> - Changed the voltage value from "2.7 to 3.3 V " to " 2.4 to 3.6 V " on $\mathrm{P}-1$ and $\mathrm{P}-3$. <br> - Added the MSM66Q573 in ABSOLUTE MAXIMUM RATINGS and RECOMMENDED OPERATING CONDITIONS on P-10. <br> - Added the MSM66Q573L in ABSOLUTE MAXIMUM RATINGS and RECOMMENDED OPERATING CONDITIONS on P-10. <br> - Added the MSM66Q573 in ALOWABLE OUTPUT CURRENT VALUES and INTERNAL FLASH ROM PROGRAMMING CONDITIONS on P-11. <br> - Added the MSM66Q573L in ALOWABLE OUTPUT CURRENT VALUES and INTERNAL FLASH ROM PROGRAMMING CONDITIONS on P-11. <br> - Added the MSM66Q573 condition top of the table on P-12. <br> - Modified the mark of " $f$ " to " $\mathrm{f}_{\mathrm{XT}}$ " and "fosce" on P-12 to P15. <br> - Changed the Supply current value of MSM66Q573Y $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ on $\mathrm{P}-13$. <br> - Added the Supply current value of MSM66Q573 on P-13. <br> - Added the MSM66Q573L condition above the table on P-14. <br> - Changed the Supply current value of MSM66Q573LY $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}$ on $\mathrm{P}-15$. <br> - Added the Supply current value of MSM66Q573L on P-15. <br> - Added the MSM66Q573 condition top of the table on P-16 to P-19. <br> - Added the MSM66Q573L condition top of the table on P-20 to P-23. <br> - Added the MSM66Q573L condition bottom of the table on P-21. <br> - Added conditions top of the A/D Converter Characteristics 1 table on P-24. <br> - Added the MSM66Q573L condition top of the A/D Converter Characteristics 2 table on P-24. |
| May. 2001 | - Changed the value of MSM66Q573Y Supply current on P-13. <br> - Changed the value of MSM66Q573LY Supply current on P-15. <br> - Added the REFERENCE DATA on P-28. <br> - The OTP ROM product has been removed from P-1 and P-2. |

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.

