$5 \times 7$ Dot Character $\times 16$-Digit $\times 2$-Line Display Controller/Driver with Character RAM

## GENERAL DESCRIPTION

The ML9203-xx is a $5 \times 7$ dot matrix type vacuum fluorescent display tube controller driver IC which displays characters, numerics and symbols of a maximum of 16 digits $\times 2$ lines.
Dot matrix vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display.
The ML9203-xx has low power consumption since it is made by CMOS process technology.
-01 is available as a general-purpose code.
Custom codes are provided on customer's request.

## FEATURES

- Logic power supply $\left(\mathrm{V}_{\mathrm{DD}}\right) \quad: 3.3 \mathrm{~V} \pm 10 \%$ or $5.0 \mathrm{~V} \pm 10 \%$
- VFD tube drive power supply ( $\mathrm{V}_{\text {DISP }}$ ) : 20 to 60 V
- VFD driver output current
(VFD driver output can be connected directly to the VFD tube. No pull-down resistor is required.)
- Segment driver (SEGA1 to A35, SEGB1 to B35)

Only one driver output is high $\quad:-5 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=60 \mathrm{~V}\right)$
All the driver outputs are high $:-350 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=60 \mathrm{~V}\right)$

- Segment driver (ADA, ADB) :-20 mA (V $\left.\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}\right)$
- Grid driver (COM1 to 16) : $-50 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=60 \mathrm{~V}\right)$
- Content of display SEGA1 to SEGA35 and ADA
. CGROM_A $5 \times 7$ dots $: 240$ types (character data)
. CGRAM_A $5 \times 7$ dots $: 16$ types (character data)
- ADRAM_A 16 (display digit) $\times 1$ bit (symbol data; can be used for a cursor.)
- DCRAM_A 16 (display digit) $\times 8$ bits (register for character data display)

SEGB1 to SEGB35 and ADB
. CGROM_B $5 \times 7$ dots $: 240$ types (character data)
. CGRAM_B $5 \times 7$ dots $: 16$ types (character data)

- ADRAM_B 16 (display digit) $\times 1$ bit (symbol data; can be used for a cursor.)
- DCRAM_B 16 (display digit) $\times 8$ bits (register for character data display)
- Display control function
- Display digit : 1 to 16 digits
- Display duty (brightness adjustment): 0/1024 to 960/1024 stages
- All lights ON/OFF
- 4 interfaces with microcontroller : DA, $\overline{\mathrm{CS}}, \overline{\mathrm{CP}}$, and $\overline{\mathrm{RESET}}$
- Built-in oscillation circuit

Crystal oscillation or ceramic oscillation: 4.0 MHz (Typ)

- Standby function

Inhibiting the oscillator circuit provides low power consumption.

- Package options:

100-pin plastic QFP (QFP100-P-1420-0.65-BK) (Product name: ML9203-xxGA)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



## PIN DESCRIPTION

| Pin | Symbol | Type | Connects to | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \text { to } 15, \\ 81 \text { to } 100 \end{gathered}$ | SEGA1 to A35 | 0 | VFD tube anode electrode | VFD tube anode electrode drive output. <br> Directly connected to fluorescent display tube and a pulldown resistor is not necessary. $\mathrm{I}_{\mathrm{OH}}>-5 \mathrm{~mA}$ |
| 16 to 50 | SEGB1 to B35 |  |  |  |
| $\begin{aligned} & 53 \text { to } 60, \\ & 71 \text { to } 78 \end{aligned}$ | COM1 to 16 | 0 | VFD tube grid electrode | VFD tube grid electrode drive output. <br> Directly connected to fluorescent display tube and a pulldown resistor is not necessary. $\mathrm{I}_{\mathrm{OH}}>-50 \mathrm{~mA}$ |
| 52, 79 | ADA, ADB | 0 | VFD tube <br> anode <br> electrode | VFD tube anode electrode drive output. <br> Directly connected to fluorescent display tube and a pulldown resistor is not necessary. $\mathrm{I}_{\mathrm{OH}}>-20 \mathrm{~mA}$ |
| 69 | $V_{\text {DD }}$ | - | Power supply | $V_{D D}-L-G N D$ are power supplies for internal logic. <br> $V_{\text {DISP }}$-D-GND are power supplies for driving fluorescent tubes. Apply $\mathrm{V}_{\text {DISP }}$ after $\mathrm{V}_{D D}$ is applied. <br> Use the same power supply for L-GND and D-GND. |
| 62 | L-GND |  |  |  |
| 51, 80 | $\mathrm{V}_{\text {DISP }}$ |  |  |  |
| 61, 70 | D-GND |  |  |  |
| 68 | DA | 1 | Microcontroller | Serial data input (positive logic). Input from LSB. |
| 67 | $\overline{C P}$ | 1 | Microcontroller | Shift clock input. <br> Serial data is shifted on the rising edge of $\overline{\mathrm{CP}}$. |
| 66 | $\overline{\mathrm{CS}}$ | 1 | Microcontroller | Chip select input. <br> Serial data transfer is disabled when $\overline{\mathrm{CS}}$ pin is " H " level. |
| 65 | $\overline{\text { RESET }}$ | 1 | Microcontroller | Reset input. <br> "Low" initializes all the functions. Initial status is as follows. <br> - Address of each RAM $\qquad$ address " 00 " H <br> - Data of each RAM . $\qquad$ Content is undefined <br> - Display digit. $\qquad$ 16 digits <br> - Brightness adjustment $\qquad$ 0/1024 <br> - All lights ON or OFF $\qquad$ OFF mode |
| 63 | OSC0 | 1 | Crystal or ceramic resonator | Pins for self-oscillation. <br> (Do not apply external clocks to these pins.) <br> Connect these pins to the crystal and capacitors or to the ceramic resonator and capacitors. <br> The target oscillation frequency is 4.0 MHz . <br> (Note that the device includes the feed back resistor of <br> $1 \mathrm{M} \Omega$.) <br> See Application Circuit. |
| 64 | OSC1 | 0 |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | - | -0.3 to +6.5 | V |
| Supply Voltage (2) | $\mathrm{V}_{\mathrm{DISP}}$ | - | -0.3 to +70 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta} \geq 25^{\circ} \mathrm{C}$ | 470 | mW |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Output Current | $\mathrm{I}_{\mathrm{O} 1}$ | COM1 to COM16 | -60 to 0.0 | mA |
|  | $\mathrm{I}_{\mathrm{O} 2}$ | ADA, ADB | -30 to 0.0 | mA |
|  | $\mathrm{I}_{03}$ | SEGA1 to SEGA35, <br> SEGB1 to SEGB35 | -10 to 0.0 | mA |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | When the power supply <br> voltage is 5 V (typ.) | 4.5 | 5.0 | 5.5 | V |  |
|  |  | When the power supply <br> voltage is 3.3 V (typ.) | 3.0 | 3.3 | 3.6 | V |
| Supply Voltage (2) | $\mathrm{V}_{\mathrm{DISP}}$ | - | 20 | - | 60 | V |
| Operating Frequency | $\mathrm{f}_{\mathrm{OSC}}$ | Oscillation | 3.5 | 4.0 | 4.5 | MHz |
| Frame Frequency | $\mathrm{f}_{\mathrm{FR}}$ | DIGIT =1 to 16, oscillation | 213 | 244 | 275 | Hz |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | - | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

| Parameter | Symbol | Applied pin |  | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | *1 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | *1 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  |  | $V_{D D}=3.3 \mathrm{~V} \pm 10 \%$ |  | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| High Level Input Current | $\mathrm{I}_{\mathrm{H}}$ | *1 | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| Low Level Input Current | $\mathrm{I}_{\text {L }}$ | *1 | $\mathrm{V}_{\text {IL }}=0.0 \mathrm{~V}$ |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | COM1 to 16 | $\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}, \mathrm{I}_{\text {OH }}=-50 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {DISP }}-2.0$ | - | V |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | ADA, ADB | $\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}, \mathrm{I}_{\mathrm{OH} 2}=-20 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {DISP }}-2.0$ | - | V |
|  | $\mathrm{V}_{\text {OH3 }}$ | SEGA1 to A35 SEGB1 to B35 | $\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}, \mathrm{I}_{\text {OH3 }}=-5 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {DISP }}-2.0$ | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL1 }}$ | *2 |  | - | - | 1.0 | V |
| Supply Current (1) | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\text {OSC }}=4.0 \mathrm{MHz}$ |  | - | 6.0 | mA |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\text {OSC }}=4.0 \mathrm{MHz}$ |  | - | 4.0 | mA |
|  | $\mathrm{I}_{\text {DISP1 }}$ | $\mathrm{V}_{\text {DISP }}$ | $\begin{gathered} \mathrm{f}_{\mathrm{osc}}=4.0 \mathrm{MHz}, \\ \text { no load } \end{gathered}$ | All output lights ON | - | 1.0 | mA |
|  | $\mathrm{I}_{\text {DISP2 }}$ |  |  | All output lights OFF | - | 200 | $\mu \mathrm{A}$ |
| Supply Current (2) | $\mathrm{I}_{\mathrm{DD}}$ | $V_{D D}$ | In standby mode |  | - | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {DISP }}$ | $\mathrm{V}_{\text {DISP }}$ |  |  | - | 20.0 | $\mu \mathrm{A}$ |

*1) $\overline{\mathrm{CS}}, \overline{\mathrm{CP}}, \mathrm{DA}, \overline{\mathrm{RESET}}$
*2) SEGA1 to A35, SEGB1 to B35, ADA, ADB, COM1 to 16

## AC Characteristics

| Parameter | Symbol | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\overline{C P}}$ Frequency | $\mathrm{f}_{\mathrm{c}}$ |  |  | - | 2.0 | MHz |
| $\overline{\mathrm{CP}}$ Pulse Width | $\mathrm{t}_{\mathrm{cw}}$ |  |  | 200 | - | ns |
| DA Setup Time | $\mathrm{t}_{\text {DS }}$ |  |  | 200 | - | ns |
| DA Hold Time | $\mathrm{t}_{\mathrm{DH}}$ |  |  | 200 | - | ns |
| $\overline{\overline{C S}}$ Setup Time | $\mathrm{t}_{\mathrm{css}}$ |  |  | 200 | - | ns |
| $\overline{\overline{C S}}$ Hold Time | $\mathrm{t}_{\text {cSH }}$ | Oscillating state |  | 8 | - | $\mu \mathrm{S}$ |
| $\overline{\text { CS }}$ Wait Time | $\mathrm{t}_{\text {csw }}$ |  |  | 200 | - | ns |
| Data Processing Time | $\mathrm{t}_{\text {DOFF }}$ | Oscillating state |  | 4 | - | $\mu \mathrm{s}$ |
| $\overline{\text { RESET Pulse Width }}$ | $\mathrm{t}_{\text {wRES }}$ | When $\overline{\text { RESET signal is input from }}$ microcontroller etc. externally |  | 200 | - | ns |
| $\overline{\text { RESET Time }}$ | $\mathrm{t}_{\text {RSON }}$ | - |  | $\mathrm{t}_{\text {OSCON }}$ | - |  |
| DA Wait Time | $\mathrm{t}_{\text {RSOFF }}$ | - |  | 200 | - | ns |
| All Output Slew Rate | $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{C}_{1}=100 \mathrm{pF}$ | $t_{R}=20$ to $80 \%$ | - | 2.0 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{F}}$ |  | $\mathrm{t}_{\mathrm{F}}=80$ to $20 \%$ | - | 2.0 | $\mu \mathrm{s}$ |
| OSC Duty Ratio | $\mathrm{du}_{\text {OSC }}$ |  |  | 40 | 60 | \% |
| Oscillation Start-up Time | $\mathrm{t}_{\text {OSCON }}$ | - |  | *1 |  |  |

*1 $t_{\text {oscon }}$ depends on the type of crystal or resonator. Refer to characteristic data of crystal or resonator used.

## TIMING DIAGRAM

| Symbol | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |
| :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |

## - Data Timing



## - Reset Timing



## - Output Timing



- Digit Output Timing (for 16-digit display, at a duty of 960/1024)

- Standby Release Timing



## - OSC Timing



## FUNCTIONAL DESCRIPTION

## Commands List



* : Don’t care

Xn : Address specification for each RAM
Cn : Character code specification for each RAM
Dn : Display duty specification
Kn : Number of digits specification
H : All lights ON instruction
L : All lights OFF instruction

## Positional Relationship Between SEGn and ADn (one digit)



## Data Transfer Method and Command Write Method

Display control command and data are written by an 8-bit serial transfer.
Write timing is shown in the figure below.
Setting the $\overline{\mathrm{CS}}$ pin to "Low" level enables a data transfer.
Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first).
As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the $\overline{\mathrm{CP}}$ pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM.
Therefore it is not necessary to input load signals from the outside.
Setting the $\overline{\mathrm{CS}}$ pin to "High" disables data transfer. Data input from the point when the $\overline{\mathrm{CS}}$ pin changes from "High" to "Low" is recognized in 8-bit units.


Note: When data is written to RAM (DCRAM, ADRAM, CGRAM) continuously, addresses are internally incremented automatically.
Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes.

Address Transition


Addresses are in transit from 0000B to 1111B in a loop while being incremented by one for each transition.(1111B is followed by 0000B.)

## Reset Function

Reset is executed when the $\overline{\text { RESET }}$ pin is set to "L", (when turning power on, for example) and initializes all functions.
Initial status is as follows.

- Address of each RAM .......................address " 00 " H
- Data of each RAM.............................All contents are undefined
- Display digit ...................................... 16 digits
- Brightness adjustment .......................0/1024
- All display lights ON or OFF ............OFF mode
- Segment output..................................All segment outputs go "Low"
- AD output..........................................All AD outputs go "Low"

Be sure to execute the reset operation when turning power on and set again according to "Setting Flowchart" after reset.

## Description of Commands and Functions

## 1, 9. DCRAM data write

(Specifies the address 00 H to 0 FH of DCRAM and writes the character code of CGROM and CGRAM.)
DCRAM (Data Control RAM) has a 4-bit address to store character code of CGROM and CGRAM.
The character code specified by DCRAM is converted to a $5 \times 7$ dot matrix character pattern via CGROM or CGRAM.
(The DCRAM can store 16 characters.)
[Command format]


Note: To specify the character code of CGROM and CGRAM continuously to the next address, specify only character code as follows.
The addresses of DCRAM are automatically incremented. Specification of an address is unnecessary.

|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 |  | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ | specifies character code of CGROM and CGRAM (written into DCRAM address 1H) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2nd byte (3rd) | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 |  |
|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ |  |
| 2nd byte (4th) | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 | specifies character code of CGROM and CGRAM (written into DCRAM address 2H) |
|  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { LSB } \\ & \text { BO } \end{aligned}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ |  |
| 2nd byte (17th) | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 | specifies character code of CGROM and CGRAM (written into DCRAM address FH) |
|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \\ \hline \end{gathered}$ |  |
| 2nd byte (18th) | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 | specifies character code of CGROM and CGRAM (DCRAM address 0 H is rewritten) |

X0 (LSB) to X3 (MSB): DCRAM addresses (4 bits: 16 characters)
C0 (LSB) to C7 (MSB): Character code of CGROM and CGRAM (8 bits: 256 characters)
[COM positions and set DCRAM addresses]

| Hex | X0 | X1 | X2 | X3 | COM <br> position |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | COM1 |
| 1 | 1 | 0 | 0 | 0 | COM2 |
| 2 | 0 | 1 | 0 | 0 | COM3 |
| 3 | 1 | 1 | 0 | 0 | COM4 |
| 4 | 0 | 0 | 1 | 0 | COM5 |
| 5 | 1 | 0 | 1 | 0 | COM6 |
| 6 | 0 | 1 | 1 | 0 | COM7 |
| 7 | 1 | 1 | 1 | 0 | COM8 |
| 8 | 0 | 0 | 0 | 1 | COM9 |
| 9 | 1 | 0 | 0 | 1 | COM10 |
| A | 0 | 1 | 0 | 1 | COM11 |
| B | 1 | 1 | 0 | 1 | COM12 |
| C | 0 | 0 | 1 | 1 | COM13 |
| D | 1 | 0 | 1 | 1 | COM14 |
| E | 0 | 1 | 1 | 1 | COM15 |
| F | 1 | 1 | 1 | 1 | COM16 |

## 2, A. CGRAM data write

(Specifies the addresses of CGRAM and writes character pattern data.)
CGRAM (Character Generator RAM) has a 4-bit address to store $5 \times 7$ dot matrix character patterns.
A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCROM. The address of CGRAM is assigned to 00 H to 0 FH . (All the other addresses are the CGROM addresses. See the ROM code table for more details.)
The CGRAM can store 16 types of character patterns.
[Command format]


Note: To specify character pattern data continuously to the next address, specify only character pattern data as follows.
The addresses of CGRAM are automatically incremented. Specification of an address is unnecessary.
The 2 nd to 6 th byte (character pattern data) are regarded as one data item, so 200 ns is sufficient for $\mathrm{t}_{\text {DOFF }}$ time between bytes.


X0 (LSB) to X3 (MSB) : CGRAM addresses (4 bits: 16 characters)
C0 (LSB) to C34 (MSB) : Character pattern data ( 35 bits: 35 outputs per digit)

* : Don't care
[CGROM addresses and set CGRAM addresses]
Refer to ROM code tables.

| HEX | X0 | X1 | X2 | X3 | CGROM address | HEX | X0 | X1 | X2 | X3 | CGROM address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | RAM00 (00000000B) | 8 | 0 | 0 | 0 | 1 | RAM08 (00001000B) |
| 1 | 1 | 0 | 0 | 0 | RAM01 (00000001B) | 9 | 1 | 0 | 0 | 1 | RAM09 (00001001B) |
| 2 | 0 | 1 | 0 | 0 | RAM02 (00000010B) | A | 0 | 1 | 0 | 1 | RAM0A (00001010B) |
| 3 | 1 | 1 | 0 | 0 | RAM03 (00000011B) | B | 1 | 1 | 0 | 1 | RAM0B (00001011B) |
| 4 | 0 | 0 | 1 | 0 | RAM04 (00000100B) | C | 0 | 0 | 1 | 1 | RAM0C (00001100B) |
| 5 | 1 | 0 | 1 | 0 | RAM05 (00000101B) | D | 1 | 0 | 1 | 1 | RAM0D (00001101B) |
| 6 | 0 | 1 | 1 | 0 | RAM06 (00000110B) | E | 0 | 1 | 1 | 1 | RAM0E (00001110B) |
| 7 | 1 | 1 | 1 | 0 | RAM07 (00000111B) | F | 1 | 1 | 1 | 1 | RAM0F (00001111B) |

Positional relationship between the output area of CGROM and that of CGRAM


Note: CGROM_A and CGROM_B (Character Generator ROM A, B) have an 8-bit address to generate 5 $\times 7$ dot matrix character patterns.
Each of CGROM_A and CGROM_B can store 240 types of character patterns.
The contents of CGROM_A and CGROM_B can be set separately.
General-purpose code -01 is available (see ROM code tables) and custom codes are provided on customer's request.

3, B. ADRAM data write
(specifies address 00 H to 0 FH of ADRAM and writes symbol data)
ADRAM (Additional Data RAM) has a 1-bit address to store symbol data.
Symbol data specified by ADRAM is directly output without CGROM and CGRAM.
(The ADRAM can store 1 type of symbol patterns for each digit.)
The terminal to which the contents of ADRAM are output can be used as a cursor.
[Command format]

| $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ |  | B1 B | B2 B3 |  | B4 B |  | MSB $0:$ Select ADRAM_A <br> B7 1: Select ADRAM_B |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1st byte | X0 | X1 | X2 | X3 | 1 | 1 | 0 | 0/1 | selects ADRAM data write mode and specifies ADRAM |
|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ | (Ex: specifies ADRAM address $0 H$ ) |
| 2nd byte (2nd) | C0 | * | * | * | * | * |  |  | sets symbol data (written into ADRAM address OH) |

Note: To specify symbol data continuously to the next address, specify only character data as follows. The address of ADRAM is automatically incremented. Specification of addresses is unnecessary.

|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 |  |  | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ | sets symbol data (written into ADRAM address 1H) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2nd byte (3rd) | CO |  |  |  |  |  |  |  |  |
|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{aligned} & \text { MSB } \\ & \text { B7 } \end{aligned}$ |  |
| 2nd byte <br> (4th) | CO | * | * | * |  | * | * |  | sets symbol data (written into ADRAM address 2H) |
|  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { LSB } \\ & \text { B0 } \end{aligned}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ |  |
| 2nd byte (17th) | CO | * | * | * | * | * |  | * | : sets symbol data (written into ADRAM address FH) |
|  | $\begin{array}{llllllll} \text { LSB } \\ \text { B0 } & \text { B1 } & \text { B2 } & \text { B3 } & \text { B4 } & \text { B5 } & \text { B6 } & \text { B7 } \end{array}$ |  |  |  |  |  |  |  |  |
| 2nd byte <br> (18th) | CO | * | * | * | * | * | * | * | : sets symbol data (ADRAM address 0 H is rewritten.) |

[^0][COM positions and ADRAM addresses]

| Hex | X0 | X1 | X2 | X3 | COM <br> position |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | COM1 |
| 1 | 1 | 0 | 0 | 0 | COM2 |
| 2 | 0 | 1 | 0 | 0 | COM3 |
| 3 | 1 | 1 | 0 | 0 | COM4 |
| 4 | 0 | 0 | 1 | 0 | COM5 |
| 5 | 1 | 0 | 1 | 0 | COM6 |
| 6 | 0 | 1 | 1 | 0 | COM7 |
| 7 | 1 | 1 | 1 | 0 | COM8 |
| 8 | 0 | 0 | 0 | 1 | COM9 |
| 9 | 1 | 0 | 0 | 1 | COM10 |
| A | 0 | 1 | 0 | 1 | COM11 |
| B | 1 | 1 | 0 | 1 | COM12 |
| C | 0 | 0 | 1 | 1 | COM13 |
| D | 1 | 0 | 1 | 1 | COM14 |
| E | 0 | 1 | 1 | 1 | COM15 |
| F | 1 | 1 | 1 | 1 | COM16 |

## 5. Display duty set

(writes display duty value to duty cycle register)
Display duty adjusts brightness in 960 stages of 0/1024 to 960/1024 using 10-bit data.
When the $\overline{\text { RESET }}$ signal is input, the duty cycle register value is " 0 ". (see "Reset Function") Always execute this instruction before turning the display on, then set a desired duty value.
[Command format]

|  | $\begin{aligned} & \text { LSB } \\ & \text { B0 } \end{aligned}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{gathered} \text { MSB } \\ \text { B7 } \end{gathered}$ | : selects display duty set mode and sets duty value (lower 2 bits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1st byte | D0 | D1 | * | * | 1 | 0 | 1 | 0 |  |
|  | $\begin{gathered} \text { LSB } \\ \text { B0 } \end{gathered}$ | B1 | B2 | B3 | B4 | B5 | B6 | $\begin{aligned} & \text { MSB } \\ & \text { B7 } \end{aligned}$ |  |
| 2nd byte (2nd) | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | : sets duty value (upper 8 bits) |

D0 (LSB) to D9 (MSB) : Display duty data (10 bits: 0/1024 to 960/1024 stages) * : Don't care
[Relation between setup data and controlled COM duty]

| HEX | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | COM duty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0 / 1024$ |
| 001 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1024$ |
| 002 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $2 / 1024$ |
|  |  |  |  |  |  |  |  |  |  |  | $!$ |
| 3BE | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $958 / 1024$ |
| 3BF | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $959 / 1024$ |
| 3C0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $960 / 1024$ |
| 3C1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $960 / 1024$ |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 3FE | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $960 / 1024$ |
| 3FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $960 / 1024$ |

The state when $\overline{\text { RESET }}$ signal is input.
6. Number of digits set
(writes the number of display digits to the display digit register)
The number of digits set can display 1 to 16 digits using 4-bit data.
When the $\overline{\text { RESET }}$ signal is input, the number of digit register value is " 0 ". (see "Reset Function") Always execute this instruction to change the number of digits before turning the dispaly on.
[Command format]

: selects the number of digit set mode and specifies the number of digit value

K0 (LSB) to K3 (MSB) : Number of digit data (4 bits: 16 digits)
*: Don't care
[Relation between setup data and controlled COM]

| HEX | K0 | K1 | K2 | K3 | Number of <br> digits of COM | HEX | K0 | K1 | K2 | K3 | Number of <br> digits of COM |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | COM1 to 16 | 0 | 0 | 0 | 0 | 1 | COM1 to 8 |
| 1 | 1 | 0 | 0 | 0 | COM1 | 1 | 1 | 0 | 0 | 1 | COM1 to 9 |
| 2 | 0 | 1 | 0 | 0 | COM1 to 2 | 2 | 0 | 1 | 0 | 1 | COM1 to 10 |
| 3 | 1 | 1 | 0 | 0 | COM1 to 3 | 3 | 1 | 1 | 0 | 1 | COM1 to 11 |
| 4 | 0 | 0 | 1 | 0 | COM1 to 4 | 4 | 0 | 0 | 1 | 1 | COM1 to 12 |
| 5 | 1 | 0 | 1 | 0 | COM1 to 5 | 5 | 1 | 0 | 1 | 1 | COM1 to 13 |
| 6 | 0 | 1 | 1 | 0 | COM1 to 6 | 6 | 0 | 1 | 1 | 1 | COM1 to 14 |
| 7 | 1 | 1 | 1 | 0 | COM1 to 7 | 7 | 1 | 1 | 1 | 1 | COM1 to 15 |

The state when $\overline{\text { RESET }}$ signal is input.
7. All display lights ON/OFF set
(Turns all display lights ON or OFF)

When the RESET signal is input, all segment, common and AD outputs go "Low". (see "Reset Function")
All display lights ON is used primarily for display testing.
All display lights OFF is primarily used for display blink and to prevent malfunction when power is turned on.
[Command format]

L: All-display lights OFF command
H: All-display lights ON command

* : Don't care
[Set data and display state of SEG and AD]

| L | H | Display state of SEG and AD |
| :---: | :---: | :--- |
| 0 | 0 | Normal display |
| 1 | 0 | Sets all outputs to Low |
| 0 | 1 | Sets all outputs to High |
| 1 | 1 | Sets all outputs to High | (The state when $\overline{\text { RESET }}$ is input.) *All-display lights ON command has priority.

## F. Standby mode

(Turning off all display-lights and stopping oscillation function)
This mode turns off all display-lights (fixing COM at Low) and stops oscillation function. This completely stops the internal operation of the ML9203 and attains low power consumption of $V_{D D}$ and $V_{\text {DISP }}$.

Note: If the $\overline{\text { RESET }}$ signal is input while the standby mode is in progress, the standby mode is released and all states are initialized.
[Command format]

[Releasing the Standby mode]
The timing to release the standby mode is shown below. The standby mode is released at the falling edge of $\overline{\mathrm{CS}}$. (The oscillator starts oscillation.)
When the oscillation becomes stable, the data input is enabled. (Return $\overline{\mathrm{CS}}$ to high before entering data.)
After the standby mode is released, all display-lights are turned off. Release the all display-lights OFF mode to turn on the display-lights.

Note: Do not input shift clock to $\overline{\mathrm{CP}}$ before the oscillation becomes stable. (If done, data will be given.)


Note: The oscillation rise time " $\mathrm{t}_{\text {OSCON }}$ " is dependent upon the type of the used oscillator. For more information of the oscillation rise time, see the data on the oscillator used.

## Setting Flowchart <br> (Power applying included)



## Power-off Flowchart



## APPLICATION CIRCUIT


*1 The $\mathrm{V}_{\text {DISP }}$ voltage depends on the fluorescent display tube used. Adjust the value of the constants $R_{2}$ and ZD to the $\mathrm{V}_{\text {DISP }}$ voltage used.
*2 The wiring trace between the OSC0 pin and the resonator should be kept as short as possible, and the GND traces should be provided along both sides of the wiring trace.
*3 Adjust the capacitance of a capacitor depending on the type of an oscillator used. (Refer to data on an oscillator used.)

## Reference data

Graphs illustrating the $\mathrm{V}_{\text {DISP }}$ versus driver output current capability relationship are shown below.
Care must be taken not to use the total power in excess of allowable power dissipation.

[Driver output current versus output drop voltage] $\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}$, ADn
[Output Current (mA)]

[Driver output current versus output drop voltage]
$\mathrm{V}_{\text {DISP }}=60 \mathrm{~V}$, SEGn
[Output Current (mA)]

[Driver output current versus output drop voltage]
$\mathrm{V}_{\mathrm{DISP}}=20 \mathrm{~V}, \mathrm{COMn}$

[Driver output current versus output drop voltage]
$\mathrm{V}_{\text {DISP }}=20 \mathrm{~V}$, ADn

[Driver output current versus output drop voltage] $\mathrm{V}_{\text {DISP }}=20 \mathrm{~V}$, SEGn
[Output Current (mA)]


## ML9203-01 CGROM_A CODE

$00000000 \mathrm{~B}(00 \mathrm{H})$ to $00000111 \mathrm{~B}(0 \mathrm{FH})$ are the CGRAM_A addresses.


## ML9203-01 CGROM_B CODE

$00000000 \mathrm{~B}(00 \mathrm{H})$ to $00000111 \mathrm{~B}(0 \mathrm{FH})$ are the CGRAM_B addresses.

| $\begin{aligned} & \mathrm{MSB} \\ & \mathrm{LSB} \end{aligned}$ | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | RAM00 | \# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | RAM01 |  | $\pm$ |  |  |  |  |  |  | ■ \# |  |  |  |  |  |  |
| 0010 | RAM02 |  |  |  |  |  |  | $\square$ | H |  |  |  |  |  |  |  |
| 0011 | RAM03 |  |  |  |  |  |  |  |  | $7$ |  |  |  |  |  |  |
| 0100 | RAM04 |  | $\theta$ |  |  |  | $\xi$ |  |  |  |  |  | $\#$ |  |  | HE |
| 0101 | RAM05 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | RAM06 |  |  |  |  |  |  |  | $\underline{\theta}$ |  | $\square$ |  |  |  |  |  |
| 0111 | RAM07 |  |  |  |  |  |  |  |  |  | $4$ |  |  |  |  |  |
| 1000 | RAM08 |  |  |  |  |  |  | $\#$ |  |  |  |  |  |  |  | $\oiiint$ |
| 1001 | RAM09 |  |  |  |  |  | $B$ | $E$ |  |  |  |  |  |  |  |  |
| 1010 | RAMOA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | RAMOB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | RAMOC |  |  | $\square$ |  |  | - | $H$ |  |  |  |  |  |  |  | $\because$ |
| 1101 | RAMOD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | RAMOE |  |  |  |  |  | $\pm 1$ |  |  |  | $\pm$ |  |  |  |  | $\because$ |
| 1111 | RAMOF |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ |  |  |

## PACKAGE DIMENSIONS

(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.


[^0]:    X0 (LSB) to X3 (MSB) : ADRAM addresses (4 bits: 16 characters)
    C0 : Symbol data (1 bit: 1-symbol data per digit)
    *: Don't care

