## OKI Semiconductor

## MSM62X42B

## REAL TIME CLOCK IC WITH BUILT-IN CRYSTAL

## DESCRIPTION

The MSM62X42B is a bus-connection Microcomputer peripheral IC of a Real Time Clock with built-in crystal in the perpetual calendar which can be read and written from a second unit. The interface between this IC and a microcomputer uses 4 data buses, 4 address buses, 3 control buses and 2 chip selects and carries out setting up, amending and reading time.
ALE input is available for 8048 system, 8051 system or 8085 system and is used for other microcomputers if this input is fixed at "H".

## FEATURES

- 32.768 kHz built-in crystal oscillator (2 ranks of $\pm 10$ PPM and $\pm 50$ PPM --DIP)
(2 ranks of $\pm 20$ PPM and $\pm 50$ PPM --SOP)
- Real time clock of second, minute, date, month, year and day of week
- Interface corresponding to microcomputer bus
- 30-second compensation controlled by software
- Periodical interrupt function (or periodical waveform output) for alarm

The clock function provides seconds, minutes, hours, day of week, date, month, year, 12/24 hour selectable, automatic leap year in the Christian Era and 30 -second compensation controlled by software. The periodical interrupt function (or periodical waveform output) and the STOP/START function of the clock are also provided. The device is a silicon gate CMOS and the current consumption is low. The built-in crystal oscillator is 32.768 kHz and battery backup operation is considered.

- STOP/START function for clock
- 12/24 hour selectable
- AEL input for 8048 system, 8051 system or 8085 system (when a microcomputer does not provide the ALE output, fix the AEL input at "H".)
- Low current consumption for CMOS device
- Low STANDBY voltage and small STANDBY current
- 18-pin plastic DIP(DIP18-P-300)
- 24-pin plastic SOP


## PIN CONFIGURATION



## RANK



## EXTERNAL DIMENSION

(UNIT : mm)


## FUNCTION BLOCK DIAGRAM



## REGISTER TABLE

| Address Input | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | Register Name | Data |  |  |  | Count value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | D |  |  |
| 0 | 0 | 0 | 0 | 0 | $\mathrm{S}_{1}$ | $\mathrm{S}_{8}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | 0 to 9 | 1-second digit register |
| 1 | 0 | 0 | 0 | 1 | $\mathrm{S}_{10}$ | * | Sl40 | $\mathrm{S}_{20}$ | $\mathrm{S}_{10}$ | 0 to 5 | 10-second digit register |
| 2 | 0 | 0 | 1 | 0 | $\mathrm{Ml}_{1}$ | $\mathrm{mi}_{8}$ | $\mathrm{mi}_{4}$ | $\mathrm{mi}_{2}$ | $\mathrm{mi}_{1}$ | 0 to 9 | 1-minute digit register |
| 3 | 0 | 0 | 1 | 1 | $\mathrm{Ml}_{10}$ | * | тi40 | mi20 | $\mathrm{mi}_{10}$ | 0 to 5 | 10-minute digit register |
| 4 | 0 | 1 | 0 | 0 | $\mathrm{Hi}^{\text {i }}$ | $\mathrm{h}_{8}$ | $\mathrm{h}_{4}$ | $\mathrm{h}_{2}$ | $\mathrm{h}_{1}$ | 0 to 9 | 1-hour digit register |
| 5 | 0 | 1 | 0 | 1 | $\mathrm{H}_{10}$ | * | $\begin{aligned} & \text { PM/ } \\ & \text { AM } \end{aligned}$ | $\mathrm{h}_{20}$ | $\mathrm{h}_{10}$ | $\left\lvert\, \begin{gathered} 0 \text { to } 2 \\ \text { or } 0 \text { to } 1 \end{gathered}\right.$ | PM/AM, <br> 10-hour digit register |
| 6 | 0 | 1 | 1 | 0 | $\mathrm{D}_{1}$ | $\mathrm{d}_{8}$ | $\mathrm{d}_{4}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | 0 to 9 | 1-day digit register |
| 7 | 0 | 1 | 1 | 1 | $\mathrm{D}_{10}$ | * | * | $\mathrm{d}_{20}$ | $\mathrm{d}_{10}$ | 0 to 3 | 10-day digit register |
| 8 | r | 0 | 0 | 0 | $\mathrm{MO}_{1}$ | m08 | m04 | $\mathrm{mo}_{2}$ | m01 | 0 to 9 | 1-month digit register |
| 9 | 1 | 0 | 0 | 1 | $\mathrm{MO}_{10}$ | * | * | * | $\mathrm{MO}_{10}$ | 0 to 1 | 10-month digit register |
| A | 1 | 0 | 1 | 0 | $Y_{1}$ | Y8 | $\mathrm{y}_{4}$ | $\mathrm{y}_{2}$ | Y1 | 0 to 9 | 1-year digit register |
| B | 1 | 0 | 1 | 1 | $\mathrm{Y}_{10}$ | У80 | Y40 | $\mathrm{y}_{20}$ | y10 | 0 to 9 | 10-year digit register |
| C | 1 | 1 | 0 | 0 | W | * | W4 | W2 | $\mathrm{w}_{1}$ | 0 to 6 | Week register |
| D | 1 | 1 | 0 | 1 | $C_{\text {d }}$ | $\begin{gathered} 30 \mathrm{sec} . \\ \text { ADJ } \end{gathered}$ | $\begin{gathered} \text { IRQ } \\ \text { FLAG } \end{gathered}$ | BUSY | HOLD | - | $r$ |
| E | 1 | 1 | 1 | 0 | $\mathrm{C}_{\mathrm{E}}$ | $t_{1}$ | $t_{0}$ | $\begin{aligned} & \text { ITRPT } \\ & \text { /STND } \end{aligned}$ | MASK | - | $r$ |
| F | 1 | 1 | 1 | 1 | $\mathrm{C}_{\mathrm{F}}$ | TEST | 24/12 | STOP | REST | - | r |

0 = "L" level, 1 = "H" level
REST = RESET
PM/AM = 1/0

## ITRPT/STND = INTERRUPT/STANDARD

Notes: 1) The writing of bit * is at discretion, but it is handled as "0" in the internal. In addition, it is unconditionally held at "0" during a read.
2) The writings of "1" to IRQ FLAG bit, and " 0 " and " 1 " to BUSY bit are at discretion, but they are not carried out. The reading can be done. The writing of " 0 " to the IRQ FLAG bit is carried out.
3) The bits except bit * and the BUSY bit can fully be read and written. However, the writing to the IRQ FLAG is effective for " 0 " only.
4) $P M / A M$ bit is 1 at $P M$ and 0 at $A M$.

## ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

| Parameter | Symbol | Conditions | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $V_{D D}$ | $\mathrm{Ta}=25^{\circ}$ | -0.3 to 7 | V |
| Input voltage $\mathrm{V}_{\text {I }}$ |  |  | -03 to $V_{\text {DD }}+0.3$ | V |
| Output voltage Vo |  |  | -03 to $V_{\text {DD }}+0.3$ | V |
| Storage temperature | TSTG | - | -55 to +85 | ${ }^{\circ} \mathrm{C}$ |

## Operating Conditions

| Parameter | Symbol | Conditions | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | 4.5 to 5.5 | V |
| Time Recording Supply Voltage | $\mathrm{V}_{\text {CLK }}$ | - | 2.0 to 5.5 | V |
| Crystal Frequency | $\mathrm{f}_{(X T)}$ | - | 32.768 | kHz |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

Note: Time Recording Supply Voltage: Power supply voltage to guarantee a crystal oscillator and time recording

## Frequency Accuracy

| Item |  | Conditions | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Frequency stability | Rank A | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | $\pm 10$ | PPM |
|  | Rank S |  | $\pm 20$ |  |
|  | Rank B |  | $\pm 50$ |  |
| Temperature Characteristics |  | $\begin{aligned} & -10 \text { to }+70^{\circ} \mathrm{C}\left(25^{\circ} \mathrm{C} \text { standard }\right) \\ & -40 \text { to }+85^{\circ} \mathrm{C}(\quad . \quad) \end{aligned}$ | $\begin{aligned} & +10 /-120 \\ & +10 /-220 \end{aligned}$ | PPM |
| OCS starting time |  | At 4.5V, let "t" make "0" | MAX 1 | Sec. |
| Frequency Drift |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \text { First year } \end{aligned}$ | $\pm 5$ | PPM/year |
| Voltage characteristics |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \sim 5.5 \mathrm{~V} \end{aligned}$ | $\pm 5$ | PPM $/$ |

## D.C. Characteristics

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions |  | Min. | Typ. | ax | Unit | Applicable Terminal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input voltage (1) | $\mathrm{V}_{\mathrm{HH}}$ |  |  | 2.2 | - | - | V | All input terminals except $\mathrm{CS}_{1}$ |
| "L" Input voltage (1) | $\mathrm{V}_{\text {IL1 }}$ |  |  | - | - | 0.8 |  |  |
| Input leak current (1) | ILK1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / \mathrm{OV}$ |  | - | - | 1/-1 | $\mu \mathrm{A}$ | Input terminals other than $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ |
| Input leak current (2) | ILK2 |  |  | - | - | 10/-10 |  | $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ |
| "L" output voltage (1) | V0L1 | $\mathrm{OL}=2.5 \mathrm{~mA}$ |  | - | - | 0.4 | V | $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ |
| "H" output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=400 \mu \mathrm{~A}$ |  | 2.4 | - | - |  |  |
| "L" output voltage (2) | V0L2 | $10 \mathrm{~L}=2.5 \mathrm{~mA}$ |  | - | - | 0.4 | V | STD. P |
| OFF leak current | IoffLK | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Input capacitance (1) | C11 | Input frequen- <br> cy 1 MHz |  | - | 5 | - | PF | Input terminals other than $D_{0}$ to $D_{3}$ |
| Input capacitance (2) | C12 |  |  | - | 5 | - |  | $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ |
| Current consumption (1) | IDD1 | $\begin{aligned} & f(x t)= \\ & 32.768 \\ & \mathrm{kHz} \\ & \text { CS1 } \approx \\ & \text { OV } \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & =5 V \end{aligned}$ | - | - | 30 | $\mu \mathrm{A}$ | $V_{D D}$ |
| Current consumption (2) | IDD2 |  | $\begin{aligned} & V_{D D} \\ & =2 V \end{aligned}$ | - | - | 1.8 |  |  |
| "H" input voltage (2) | $\mathrm{V}_{1 \mathrm{H} 2}$ | $V_{D D}=2 \sim 5.5 \mathrm{~V}$ |  | $4 / 5 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | CS1 |
| "L" input voltage (2) | $\mathrm{V}_{1 \text { L2 }}$ |  |  | - | - | $1 / 5 \mathrm{~V}_{\mathrm{DD}}$ |  |  |

## Switching Characteristics

WRITE mode (ALE = VDD)
( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CS ${ }_{1}$ Set up Time | $\mathrm{t}_{\text {c1s }}$ | - | 1000 | - | ns |
| CS ${ }_{1}$ Hold Time | $\mathrm{t}_{\text {c1H }}$ | - | 1000 | - |  |
| Address Stable Before WRITE | taw | - | 20 | - |  |
| Address Stable After WRITE | twa | - | 10 | - |  |
| WRITE Pulse Width | tww | - | 120 | - |  |
| Data Set up Time | tos | - | 100 | - |  |
| Data Hold Time | $\mathrm{t}_{\text {DH }}$ | - | 10 | - |  |
| $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Recovery Time | trcv | - | 60 | - |  |



## WRITE mode (with use of ALE)

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40\right.$ to $\left.+80^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CS ${ }_{1}$ Set up Time | $\mathrm{t}_{\mathrm{Cl} 1 \mathrm{~S}}$ | - | 1000 | - | ns |
| Address Set up Time | $t_{\text {AS }}$ | - | 25 | - |  |
| Address Hold Time | $\mathrm{taH}_{\text {A }}$ | - | 25 | - |  |
| ALE Pulse Width | $\mathrm{t}_{\mathrm{AW}}$ | - | 40 | - |  |
| ALE Before WRITE | talw | - | 10 | - |  |
| WRITE Pulse Width | tww | - | 120 | - |  |
| ALE After WRITE | twal | - | 20 | - |  |
| Data Set up Time | $t_{\text {DS }}$ | - | 100 | - |  |
| Data Hold Time | $t_{\text {DH }}$ | - | 10 | - |  |
| $\mathrm{CS}_{1}$ Hold Time | $\mathrm{t}_{\text {c1H }}$ | - | 1000 | - |  |
| $\overline{\mathrm{RD}} \overline{W R}$ Recovery Time | trcv | - | 60 | - |  |



READ mode (ALE = VDD)
$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CS}_{1}$ Set up Time | $\mathrm{t}_{\mathrm{C} 1 \mathrm{~S}}$ | - | 1000 | - |  |
| $\mathrm{CS}_{1}$ Hold Time | $\mathrm{t}_{\mathrm{C} 1 \mathrm{H}}$ | - | 1000 | - |  |
| Address Stable Before READ | $\mathrm{t}_{\mathrm{AR}}$ | - | 20 | - |  |
| Address Stable After READ | $\mathrm{t}_{\mathrm{RA}}$ | - | 0 |  | ns |
| $\overline{\mathrm{RD}}$ to Data | $\mathrm{t}_{\mathrm{RD}}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ | - | 120 |  |
| Data Hold | $\mathrm{t}_{\mathrm{DR}}$ | - | 0 | - |  |
| $\overline{\mathrm{RD}} / \overline{W R}$ Recovery Time | $\mathrm{t}_{\mathrm{RCV}}$ | - | 60 | - |  |



## READ mode (with use of ALE)

$\left(\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CS ${ }_{1}$ Set up Time | $\mathrm{t}_{\text {C1S }}$ | - | 1000 | - | ns |
| Address Set up Time | $\mathrm{t}_{\mathrm{AS}}$ | - | 25 | - |  |
| Address Hold Time | $\mathrm{t}_{\mathrm{AH}}$ | - | 25 | - |  |
| ALE Pulse Width | taw | - | 40 | - |  |
| ALE Before READ | $\mathrm{taLR}^{\text {d }}$ | - | 10 | - |  |
| ALE After READ | $t_{\text {Ral }}$ | - | 10 | - |  |
| $\overline{\mathrm{RD}}$ to Data | $t_{\text {RD }}$ | $C_{L}=150 \mathrm{pF}$ | - | 120 |  |
| DATA Hold | tDR | - | 0 | - |  |
| CS ${ }_{1}$ Hold Time | $\mathrm{t}_{\text {c1H }}$ | - | 1000 | - |  |
| $\overline{\mathrm{RD} / \overline{W R}}$ Recovery Time | trcV | - | 60 | - |  |



$$
\begin{array}{lll}
V_{\mathrm{IH1} 1}=2.2 \mathrm{~V} \\
V_{\mathrm{IL1} 1}=0.8 \mathrm{~V}
\end{array} \quad\left(\begin{array} { l } 
{ V _ { \mathrm { H } 2 2 } = 4 / 5 \mathrm { V } } \\
{ V _ { \mathrm { LD } 2 } = 1 / 5 } \\
{ V _ { \mathrm { DD } } }
\end{array} \quad \left(\begin{array}{l}
V_{\text {OH }}=2.2 \mathrm{~V} \\
V_{0 L}=0.8 \mathrm{~V}
\end{array}\right.\right.
$$

## PIN DESCRIPTION

## Do to D3 (Data buses 0 to 3)

Data input/output pins to be directly connected to a microcomputer data bus for reading and writing of the register controlled by the microcomputer. The interface serves as positive logic and $\overline{\mathrm{CS}}_{0}=\mathrm{L}, 1=\mathrm{H}, \overline{\mathrm{RD}}=\mathrm{L}$, and as output mode when $\overline{\mathrm{WR}}=\mathrm{H}$. It becomes high impedance except these cases.

## A0 to $\mathrm{A}_{3}$ (Address buses 0 to 3 )

These are input pins to be directly connected to a microcomputer address bus for register assignment which is read and written by a microcomputer. These address data are used in combination with ALE for addressing registers.

## ALE (Address Latch Enable)

This is an input pin to read address data and $\overline{\mathrm{CS}}_{0}$.
The address bus and $\overline{C S} 0$ are read into a IC when ALE="H". The address data in the case of ALE=L in the IC is held. CS1 functions to ALE independently.
When the microcomputer of MSC-48, 51 or 80 system having an ALE output is used, this pin is connected to the ALE output of the microcomputer. When 4 Bits of $A_{0}$ to A3 in a 4 Bit microcomputer are commonly used with an another peripheral IC. When the microcomputer does not have the ALE output, the ALE input of this IC is fixed to " H ".

## WR (WRITE)

This is a input pin for which the data is written into this IC by a microcomputer. When $\mathrm{CS} 1=\mathrm{H}, \mathrm{D}_{0} \sim \mathrm{D}_{3}$ data are written into the designated registers by $\mathrm{A}_{0}$ to $\mathrm{A}_{3}$ and ALE at the rising edge of WR.

## $\overline{\mathrm{RD}}$ (READ)

This is an input pin to read this IC data by a microcomputer. When $\mathrm{CS}_{1}=\mathrm{H}, \overline{\mathrm{RD}}$ outputs the register data designated by $A_{0}$ to $A_{3}$ and ALE during "L". If both $\overline{W R}$ and $\overline{R D}$ are set at "L", this should be inhibited because it becomes the cause for malfunction.

## $\overline{\mathrm{CS}} \mathbf{0}, \mathrm{CS}_{1}$ (Chip Select $0 \cdot 1$ )

These pins enable/disable ALE, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ operation, when $\mathrm{CS}_{1}=\mathrm{H}$ at $\overline{\mathrm{CS}}_{0}=\mathrm{L}$, these pins become effective. In other combination except this, the pins become equivalent to ALE=L and $\overline{\mathrm{WR}}=\overline{\mathrm{RD}}=\mathrm{H}$ unconditionally in the IC internal. However, $\overline{\mathrm{CS}} 0$ needs operation related with ALE, while CS1 works independently to ALE. CS1 must be connected to the power supply voltage detector. Refer to the item, "CS 1 of APPLICATION NOTE".

## STD • P (STANDRD Pulse)

Output pin of N-CH OPEN DRAIN type. The output data is controlled by the D1 data content of CE register. This pin has a priority to $\overline{\mathrm{CS}} 0$ and CS1. Refer to the item "CE REGISTER FOR FUNCTIONAL DESCRIPTION OF REGISTERS".


## (VDD)

Both pins are shorted to VDD. They should be left open or connected to 18 pin (DIP) or 24 pin (SOP).

## VDD•Vss

These are a positive power supply pin VDD and a ground pin VSS.

## FUNCTIONAL DESCRIPTION OF REGISTERS

## Register names: $\mathbf{S}_{1}, \mathrm{~S}_{10}, \mathrm{Ml}_{1}, \mathrm{Ml}_{10}, \mathrm{H}_{1}, \mathrm{H}_{10}, \mathrm{D}_{1}, \mathrm{D}_{10}, \mathrm{MO}_{1}, \mathrm{MO}_{10}, \mathrm{Y}_{1} \mathrm{Y}_{10}, \mathbf{W}$

a) These are abbreviations for Second1, Second10, MI nute1, MI nute10, Day1, Day10, Month1, Month10, Year1, Year10 and week. These values are in BCD notation.
b) Refer to the Register table for details. All registers are logically positive. For example, (S8, $\left.S_{4}, S_{2}, S_{1}\right)=1001$ which means 9 seconds. In addition, the * mark in the rgister table is good for either case of " 1 " or " 0 " in the case of writing and becomes " 0 " automatically in the case of reading.
c) If data is written which is out of the clock register data limits, it can result in erroneous clock data being read back. Therefore, avoid to set not existing data.
d) $\mathrm{PM} / \mathrm{AM} \mathrm{h}_{20}, \mathrm{~h}_{10}$

In 12-hour mode, the time of AM12 ~ AM11 and PM12~ PM11 exists. In 24-hour mode, the time exists from 0 hour to 23 hour.
In the mode setting of 24 -hour mode, $\mathrm{PM} / \mathrm{AM}$ bit is ignored, while in the mode setting of 12hour mode, h20 is to be set. Otherwise it causes discrepancy.
In reading out the $\mathrm{PM} / \mathrm{AM}$ bit in the 24 -hour mode, it is continuously read out as 0 . In reading out h20 bit in the 12 -hour mode, 0 is written into this bit first, then it is continuously read out as 0 unless 1 is being written into this bit.
e) Registers $\mathrm{Y}_{1}, \mathrm{Y}_{10}$ and Leap Year

This IC is designed exclusively for the Christian Era and is capable of identifying a leap year automatically. 80, 8488 ------- leap years
When a non-existant day of the month less than 31 day is set, for example, if the data February 29, or November 31, 1983 was written, it would be changed automatically to March 1 or December 1, 1983 at the exact time at which a carry pulse occurs for the day's digit.
f) Regarding W

The Register $W$ data limits are up-counted from 0 to 6 . The following Table 1 shows a possible data definition.

TABLE 1

| W4 | W2 | W1 | Day of Week |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Sunday |
| 0 | 0 | 1 | Monday |
| 0 | 1 | 0 | Tuesday |
| 0 | 1 | 1 | Wednesday |
| 1 | 0 | 0 | Thursday |
| 1 | 0 | 1 | Friday |
| 1 | 1 | 0 | Saturday |

## CD REGISTER (Control D Register)

a) $\operatorname{HOLD}\left(\mathrm{D}_{0}\right)$

- This Register is one means used for reading out registers $\mathrm{S}_{1}$ to W (addresses 0 to C) and a bit used for writing. " 1 " bit to this bit is written and when BUSY bit shows " 0 ", the clock more than 1 second digit stops and the reading and writing become possible (Refer to the item APPLICATION NOTE for reading which does not use HOLD bit). When BUSY was " 1 " and after reading have finished, " 0 " is written to HOLD bit. If the writing of " 0 " is omitted, then this results in the cause for erroneous data. Setting this bit to "1" inhibits a carry to 1 second counter in the IC internal, but a carry to a second counter caused during the duration of " 1 " is automatically compensated ( +1 second) by only one time at the time when " 0 " is written to this bit. However, the carry after the second is disregarded and is not compensated (loss second).
- If CS1 makes "L", the HOLD bit becomes equivalent to the writing to " 0 " and becomes " 0 ".
b) BUSY (D1)
- The status bit in the IC internal which shows the interface condition with a microcomputer. When the registers $\mathrm{S}_{1}$ to W (addresses 0 to C ) is written, when HOLD bit is always " 1 " and when BUSY bit is surely " 0 ", in case the HOLD bit is used for reading, this is performed when the BUSY bit is " 0 ". " 0 " of the BUSY bit continues while the HOLD bit is " 1 ". When the HOLD bit makes " 0 ", the BUSY bit becomes " 1 ".
- The operation for the registers $C D, C E$ and $C F$ is irrespectively performed for the HOLD bit and BUSY bit.
- The BUSY bit is " 1 " uncondiotinally when the HOLD bit=0 and when " 1 " written into the HOLD bit, BUSY or not BUSY can be confirmed and when BUSY="1", "0" is once written into the HOLD bit, and then " 1 " is again written. BUSY is checked. The routine procedure like this [HOLD $\leftarrow " 0$ ", HOLD $\leftarrow " 1 "$, BUSY check] is repeated, or after " 0 " is written into the HOLD bit, " 1 " is again written into the HOLD bit after $190 \mu$ s and BUSY=0 is confirmed.
- The time when this IC is BUSY is $190 \mu$ s per one second
- The writing into the BUSY bit cannot be performed.
c) IRQ FLAG (D2) (Interrupt Request FLAG)

This status bit corresponds to "L" or "OPEN" of the STD.P output pin. When STD.P="L", then this bit=1 and when STD.P=OPEN, then this bit=0.
This bit indicates that an interrupt has occurred to a microcomputer mainly. When D0 of register $C_{E}(\mathrm{MASK})=0$, then the STD.P output changes from OPEN to "L" and this bit changes from " 0 " to " 1 " according to the timing set by $\mathrm{D}_{3}\left(\mathrm{t}_{1}\right)$ and $\mathrm{D}_{2}(\mathrm{t} 0)$ of the register CE.
When D1 (ITRPT / STND) of the register CE is 1 (interrupt mode), the "1" of this bit (the "L" of the STD.P output) remains until " 0 " is written into this bit. When this bit is " 1 " and timing for a new interrupt occurs, the new interrupt is ignored. When D1(ITRPT/STND)=0 (fixed cycle output waveform mode), the "1" of this bit (the "L" of the STD.P output) keeps "1" until either " 0 " is written to this bit, or this bit automatically returns after 7.8125 ms . The using examples for the alarm are shown in the item "Set STD.P at alarm mode of APPLICATION NOTE".
d) 30 sec . ADJ bit ( 30 sec . ADJUST)

This is a bit for 30 -second adjustment. When " 1 " is written into this bit, the compensation for 30 seconds is performed. The duration for $125 \mu$ s from the time written into this bit should not be read from or written into registeres $\mathrm{S}_{1} \sim \mathrm{~W}$ (addresses $0 \sim \mathrm{C}$ ).
This bit for $125 \mu$ s from the time written into this bit is kept in "1" and then it will automatically return to " 0 ". After " 1 " is written into this bit, the registeres $\mathrm{S}_{0} \sim \mathrm{~W}$ (addresses $0 \sim \mathrm{C}$ ) are operationed with confirmation of automatical return to " 0 " of this bit.

## CE REGISTER (Control E Register)

a) MASK ( $\mathrm{D}_{0}$ )

This bit controls the STD.P output. When this bit=1, then the STD.P output becomes open. When this bit=0, then the STD.P output=output mode. The relationship between the MASK bit and STD.P output is shown as follows.

- In the case of interrupt mode (ITRPT/STND bit="1")
- In the case of fixed cycle output waveform mode (ITRPT/STND bit="0")


IN TRT/STND BIT = "1"

b) ITRPT/STND ( $\mathrm{D}_{1}$ ) (INTERRUPT/STANDARD PULSE)

This is a bit which gives the meaning for STD.P output. When this bit="1", the request for interrupt is outputted at theSTD.P output and when this bit=" 0 ", a fixed cycle waveform with a low-level pulse width of 7.8125 ms is present at the STD.P output. However, at this time, the MASK bit must equal 0 , while the period in either modes is determined by $\mathrm{t}_{0}\left(\mathrm{D}_{2}\right)$ and $\mathrm{t}_{1}\left(\mathrm{D}_{3}\right)$ of register CE.
c) $\mathrm{t}_{0}\left(\mathrm{D}_{2}\right), \mathrm{t}_{1}\left(\mathrm{D}_{2}\right)($ time 0,1$)$

- When ITRPT/STND bit="1", this bit determines the interrupt period. When ITRPT/ STND bit="0", this bit determines the period of fixed timing waveform. The periods are shown in the table below.

| $\mathbf{t}_{\mathbf{1}}$ | $\mathbf{t}_{\mathbf{0}}$ | Period | Duty CYCLE of "L" level when <br> INRPT/STND bit is "0". |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $1 / 64$ second | $1 / 2$ |
| 0 | 1 | 1 second | $1 / 128$ |
| 1 | 0 | 1 minute | $1 / 7680$ |
| 1 | 1 | 1 hour | $1 / 460800$ |

- The timing of the STD.P output designated by $\mathrm{t}_{1}$ and $\mathrm{t}_{2}$ occurs at the moment that a carry occurs to a clock digit.
(EXAMPLE) WHEN $\mathrm{t}_{1}=1, \mathrm{t}_{0}=1$ and MASK $=0$


The special counter is not included for $t_{1}$ and $t_{0}$.

- The low-level pulse width of the fixed cycle waveform is 7.8125 ms independent of $\mathrm{t}_{0} / \mathrm{t}_{1}$ inputs.
- The fixed cycle output waveform mode is available for the confirmation of the crystal oscilltor frequency.
- During $\pm 30$ second adjustment a carry can occur that will cause the STD.P output to go "L" when $\mathrm{t}_{0} / \mathrm{t}_{1}=1,0$ or 1,1 . However, when ITRPT/STND bit=0, the "L" is kept from clearing under the second of 30 -second ADJ to resuming a carry to $1 / 64$-second digit.
- No STD.P output change occurs as a result of writing data to registers $\mathrm{S}_{1} \sim \mathrm{H}_{1}$.


## CF REGISTER (control F Register)

a) $\operatorname{REST}\left(\mathrm{D}_{0}\right)(\mathrm{RESET})$

This bit is used to reset the clock's internal counter of less than a second. When RTEST=1, the counter is Reset for the duration of REST. In order to release this counter from Reset, a "0" must be written to the REST bit. If $\mathrm{CS}_{1}=0$, then $\mathrm{REST}=0$ automatically.
b) $\mathrm{STOP}\left(\mathrm{D}_{1}\right)$ (STOP)

This bit is used for the integrating clock. When " 1 " is written, the timing after $8,192 \mathrm{~Hz}$ stops and swhen " 0 " is written, the timing starts again.

c) $24 / 12\left(\mathrm{D}_{2}\right)(24$ Hour $/ 12$ Hour $)$

- This bit is for selection of $24 / 12$ hour time modes, if $D_{2}=1,24$ hour mode is selected and the $\mathrm{PM} / \mathrm{AM}$ bit is invalid. If $\mathrm{D}_{2}=0,12$ hour mode is selected and the $\mathrm{PM} / \mathrm{AM}$ bit is valid.
- The writing into the $24 / 12$ hour bit is performed only when RESET bit=1. [24/12 hour bit=*1 and RESET bit="1"] must be written and then [24/12 hour bit=*2 and RESET bit=" 0 "] must be written continuously. However, in the case of ${ }^{*} 1=* 2$ and ${ }^{*} 1 \neq{ }^{*} 2$, the 24 / 12 hour bit becomes indefinite.
- When $24 / 12$ hour bit is rewritten, the data of more than $\mathrm{H}_{1}$ may be destroyed. Therefore, the data of more than $\mathrm{H}_{1}$ must be newly rewritten.
- When REST bit=0, the $24 / 12$ hour bit cannot be written.
d) $\operatorname{TEST}\left(\mathrm{D}_{3}\right)$
- This is a bit for the test. This bit is used in the state of TEST bit=0.
- When TEST bit is "1", because of the test function based on our company's convenience, the user's function is not guaranteed.


## APPLICATION NOTE

## Power Supply



## Pattern Layout

The oscillation circuit of 32.768 kHz consists of high impedance in the oscillation stage to realize the minimum current consumption. In addition, it is a feature that the time when the oscillation waveform passes the threshold vicinity is long. For this reason, the power supply anti-noise by the same method as an analog IC must be considered. As an actual example, set a tantalum capacitor $(4.7 \mu \mathrm{~F})$ and a ceramic capacitor $(0.01 \mu \mathrm{~F})$ near this IC. In case that an another IC, for instance, RAM for backup, exists in battery backup circuit, set a bypass capacitor close to it.
Maximum value of allowable power supply noise should be 300 mV .

## Reading and Writing of Registers $\mathrm{S}_{1} \sim \mathbf{W}$ and Writing of 30-Second ADJ Bit

Registers S1~W (Addresses $0 \sim$ C)

Reading and writing in the case of using HOLD bit


* In the inside of LSI, the CLEAR of BUSY bit is performed when HOLD bit $=0$, but, if the period of HOLD bit $=0$ is extermely narrow as compared with the period of HOLD bit $=1$, there is some case that the CLEAR of BUSY bit delays so that the BUSY bit can be cleared by sampling HOLD bit $=0$ at approximate 16 KHz . It is recommended to allow an idling time of $62 \mu \mathrm{~s}$ or more.

Reading method 1 in the case of not using HOLD bit


Reading method 2 in the case of not using HOLD bit


Reading mehtod 3 in the cass of not using HOLD bit


Writing 30-Second ADJ bit (Two Ways A, B)


- The reading from or writing into all bits of registers $C_{D}$ and $C_{P}$ can carry out without any relation to HOLD
bit.


## CS1 (Chip Select)

$\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{VIL}_{\text {IL }}$ of $\mathrm{CS}_{1}$ have 3 functions:

1. To accomplish the interface with a microcomputer in 5 V operation.
2. To inhibit the control bus, data bus and address bus and to reduce input gate pass current in the stand-by mode.
3. To protect internal data when the mode is moved to and from stand-by mode.

To realize the above functions:

1. More than $4 / 5 \mathrm{VDD}$ should be applied to this IC for the interface with a microcomputer in 5 V operation.
2. In moving to the stand-by mode, $1 / 5 \mathrm{VDD}$ should be applied so that all data buses should be disabled. In the stand-by mode, approx. 0 V should be applied.
3. To and from the stand-by mode, obey the following Timing chart.

* The stand-by mode means the power supply voltages from 4 V to 2 V up to the minimum value $(2 \mathrm{~V})$ of the operating power supply voltage and the interface with the IC external is not guaranteed while the clock time works.

To Standby Mode
From Standby Mode


As a matter of fact, regard this matter as the data holding in the stand-by of STATIC RAM.

## Set STD.P at alarm mode

Set alarm at 9:00


## TYPICAL APPLICATION - POWER SUPPLY CIRCUIT

(A capacitor for bypass should be attached near the IC.)
[When supplied from +5 V power supply system.]

[When supplied from higher power supply system than +5 V .]

(Note) In order to reduce the level difference to VDD between +5 V and MSM62 $\times 42 \mathrm{~B}$, use the same diodes for D1 and D2.

$1.2 \times 3=3.6 \mathrm{~V}$
$\mathrm{Ni}-\mathrm{Cd}$ batteries

## TYPICAL APPLICATION INTERFACE WITH MSM62X42B AND MICROCOMPUTER

## (8085)



Note 1) If the address of program memory and the address of MSM62X42B do not overlap, the $S_{1}$ and $S_{0}$ of the Decoder are not required.

Note 2) If the address of IO/MSM62X42B for the decoder does not overlap with other addresses, this is not required.

Note 3) If 8085 does notenter into the state of HALT or HOLDduring $\mathrm{CS}_{1}=$ " H " of MSM62X42B, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ are not required.
(Z80)


Note) It depends upon the switching characteristics decided by a X'tal used for a Z80 that either of $\overline{\text { IORQ }}$ and $\overline{\text { MREQ }}$ is used.
(MCS48)


## REFERENCE DATA

(1) Frequency vs. Temperature


Frequency temperature characteristics can be estimated as follows:
$\Delta \mathrm{fx}(\mathrm{PPM})=\mathrm{f0T}+\mathrm{a}(\theta \mathrm{T}-\theta \mathrm{x})^{2}$
$\Delta \mathrm{fx}$ (PPM) : frequency shift at arbitrary temperature
f0T (PPM) : frequency shift at $\theta \mathrm{T}$
a(PPM) : temperature coefficient $\left(-0.035 \mathrm{ppm} /{ }^{\circ} \mathrm{C}^{2} \pm 0.005\right.$ (ppm/ ${ }^{\circ} \mathrm{C}^{2}$ )
$\theta \mathrm{T}\left({ }^{\circ} \mathrm{C}\right)$ : turning point temperature $\left(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)$
$\theta x\left({ }^{\circ} \mathrm{C}\right) \quad$ : arbitrary temperature
11.574 ppm equals to the error of a second/ day.
(2) Current Consumption vs. Supply Voltage

(3) Frequency vs. Supply Voltage


## SUPPLEMENTARY DESCRIPTION

1. When " 0 " is written to the IRQ FLAG bit, the IRQ FLAG bit is cleared. However, if " 0 " is assigned to the IRQ FLAG bit when written to the other bits, the $30-\mathrm{sec}$. ADJ bit and the HOLD bit, the IRQ FLAG = 1 generated before the writing will be cleared. To avoid this, always set " 1 " to the IRQ FLAG unless " 0 " is written to it intentionally. By writing " 1 " to it, the IRQ FLAG bit does not become "1".
2. Since the IRQFLAG bit becomes " 1 " in some cases when rewriting either of the 1 , t 0 or ITRPT/ STND bit of register $C_{E}$, be sure to write " 0 " to the IRQ FLAG bit after writing to make valid the IRQ FLAG $=1$ to be generated after it.
3. The relationship between SDT.P OUT and IRQ FLAG bit is shown below:


## SUGGESTIONS FOR P.C.B ASSEMBLY

1. This IC can bear shock of fall from a height of 75 cm . However, the shock power of IC inserters might destroy resonators. It depends on the machines and conditions at your Company. We recommended to adjust the machine conditions before mass production.
2. The notice for soldering differs in DIP product and SOP product.

- DIP Product

Since the eutectic solder (melting point $183^{\circ} \mathrm{C}$ ) is used for soldering the crystal resonator, destruction of crystal resonator or degradation of characteristics of resonators can be induced by high temperature (more than $150^{\circ} \mathrm{C}$ ) inside the package. Soldering with solder dip bath or manual soldering is recommendable. Please refrain from soldering by hot air, reflow, infrared rays, etc. (Refer to "Package information".)

- SOP Product

Soldering by hand or soldering by infrared ray reflow based on the temperature profile of our Company's recommendation is desirable. (Refer to "Package information".)
3. The ultrasonic washing may damage the crystal resonator due to the use conditions. Therefore, we can not guarantee your use for the ultrasonic washing because of unknown factors about a kind of washing machine, electric power, hour, place to be set in a bath, etc. Be sure to confirm the use conditions before your use as well as with condition change when you have to use the ultrasonic washing machine unavoidably.
(The ultrasonic washing machine of frequency 40 kHz can not be used for built-in the tuning - fork resonator of 32.768 kHz , but the one of frequency 28 kHz has the range available due to the conditions. However, be sure to confirm the setting conditions sufficiently for the abovementioned reasons.)
4. Please keep parts free from dew.

